
RALEC
旺 診Thick Film Chip Resistors Network
Product SpecificationDocument No.IE-SP-012
Released Date2011/02/20
Page No.1/14

1 Scope:

This specification is applicable to lead and halogen free RTN series thick film chip resistors network.

2 Explanation Of Part Numbers:




3 General Specifications:


Туре	Rated Power at 70℃	Max. Working Voltage	Max. Overload Voltage	T.C.R. (ppm/℃)	Resistance J(± 5%) E-12	Number of Terminals	Number of Resistors	Operating Temperature Range
RTN02-10R	<u>1</u> 16	25V	50V	± 200	56 Ω~1ΜΩ	10	8	55°C
RTN02-10T	<u>1</u> 16	25V	50V	± 200	33 Ω~1MΩ	10	8	-55℃ ~+155℃

3.1 Power Derating Curve:

Operating Temperature Range : - 55~155 ℃

For resistors operated in ambient temperatures above 70° C, power rating shall be derated in accordance with figure below.





RALEC

旺詮

Thick Film Chip Resistors Network Product Specification

Document No. IE-SP-012 Released Date 2011/02/20 Page No. 3/14

6 Reliability Test:

6.1 Electrical Performance Test

<u> </u>	ectrical	Performance Test	
ITEI	М	Conditions	Specifications
			Resistors
Temper Coefficie Resista	ent of	TCR (ppm/°C) = $\frac{(R2-R1)}{R1(T2-T1)} \times 10^{6}$ R1: Resistance at room temperature R2: Resistance at -55°C or +125°C T1: Room temperature T2 :Temperature -55°C or +125°C Refer to JIS-C5201-1 4.8	Refer item 3. general Specifications
Short 1 Overlo		Applied 2.5 times rated voltage for 5 seconds and release the load for about 30 minutes , then measure its resistance variance rate. (Rated voltage refer to item 3. general specifications) Refer to JIS-C5201-1 4.13	\pm (2.0% +0.10 Ω) No evidence of mechanical damage.
Insulat Resista		Put the resistor in the fixture, add 100 VDC in + ,- terminal for 60 sec then measured the insulation resistance between electrodes and insulating enclosure or between electrodes and base material. Refer to JIS-C5201-1 4.6 <u>Metal block measuring</u> <u>Netal block measuring</u> <u>Metal block measuring</u> <u>Netal block measuring</u> <u>Point A</u> <u>Base material</u> <u>Base material</u> <u>Insulating enclosure surface</u> <u>R0.5mm</u>	
Dielec Withst Volta	tand	Put the resistor in the fixture, add 300 VAC in +,- terminal for 60 sec. Refer to JIS-C5201-1 4.7	No short or burned on the appearance.
Intermi Overlo		Put the tested resistor in chamber under temperature $25\pm 2^{\circ}C$ and load 2.5 times rated DC voltage for 1 sec on , 25 sec off , 10000^{+400}_{0} test cycles, then it be left at no-load for 1 hour , then measure its resistance variance rate. Refer to JIS-C5201-1 4.13	± (5.0%+0.10Ω)
Demori			Issue Dep. DATA Center.
Remark		IT'S NOT UNDER CONTROL FOR PDF FILE	

Do not copy without permission

PLS NOTE THE VERSION STATED.

Series No. 60

RALEC

旺 詮

Thick Film Chip Resistors Network Product Specification

Document No.IE-SP-012Released Date2011/02/20Page No.4/14

6.2 Mechanical Performance Test

ITEM		
	Conditions	Specifications
		Resistors
Resistance to solvent	The tested resistor be immersed into isopropyl alcohol of $20\sim25^{\circ}$ C for 5 minutes, then the resistor is left in the room for 48 hr, then measure its resistance variance rate. Refer to JIS-C5201-1 4.29	\pm (0.5%+0.05 Ω) No evidence of mechanical damage, no G2 overcoating and Sn layer by leaching.
Resistance to soldering heat	○Test method 1 (Reflow test): The tested resistor should be subject in the following procedure, and after finish each step, it should be left for a duration of 2 hours or longer at a temperature of 30°C or lower	 and Sn layer by leaching. 1.Variance rate on resistance △R%=± (1.0%+0.05Ω) 2.No evidence of electrode damage. No side conductive peel off.
Remark	IT' S NOT UNDER CONTROL FOR PDF FILE PLS NOTE THE VERSION STATED.	Issue Dep. DATA Center.
	Do not copy without permission	Series No. 60


RALEC 旺 詮

Thick Film Chip Resistors Network **Product Specification**

IE-SP-012 Document No. 2011/02/20 Released Date Page No.

5/14

ITEM		Condition	IS		Specifications
					Resistors
	○Component sur Table 1 Deso	race temperature	pecification docum	ent (1)	
	Temperature-reta		Temperature me	easured at	
	time: 230° C or hi		the component be during prehe		
	30 seconds	240 ℃	150 to 16		
	Table 2 Desc	ription example in sp	becification docum	ent (2)	
	Temperature	Temperature-retain	ing time compor surfac	erature ed at the nent body e during	
	220°⊂ or highor	90 seconds		eating	
	220°C or higher 230°C or higher	60 seconds			
	240°C or higher	5 seconds	150 to	o 160℃	
	Peak	245℃			
		2 (solder pot test):	I		
	procedure, ar duration of 2	sistor should be sund after finish each hours or lower at a umidity of 70% RH	step, it should b temperature of	e left for a	
	Step Proce				
		1Resistance measuringRoom temperature2Baking125°C · 24 hours			
	3 Humidifi	<u> </u>	, 85% , 168 hou		
	4 Solder p	der pot test $260 \pm 3^{\circ}$ C, 10 secPlaced 85° C, 65%, 24 hours			
	5 Plac				
	6 Solder p	ot test 26	st 260± 3°C · 10 sec		
	7 Resista measu	R R	oom temperature		
	By SONY (SS-00 Refer to JIS-C520				
Solderability	essure of ft the ore. mperature I under	Test item 1: Solder coverage over 95%			
Remark		UNDER CONTROL F OTE THE VERSION			Issue Dep. DATA Cente
	Do not	copy without per	mission		Series No. 60
		.BDT			



RALE

旺 詮

Thick Film Chip Resistors Network Product Specification

Document No.IE-SP-012Released Date2011/02/20Page No.7/14

Specifications ITEM Conditions Resistors OTest item 3 (Endurance measurement): Put the tested resistor in the chamber under the temperature cycle which shown in table 1 shall be repeated 1000 ± 4 times consecutively. Then separate follow test item 1 and test item 2 50% condition to test, measured its resistance variance rate. Table 1 Temperature cycle test condition Testing condition -35± 5℃ Lowest temperature **105± 5℃** Highest temperature Temperature-retaining time 15 minutes each By SONY (SS-00254-7) The tested resistor be immersed into molten solder of 260 \pm 5°C 1.Solder coverage over Leaching Test for 30 seconds. Then the resistor is left as placed under 95%. microscope to observed its solder area. 2.The underlying material By SONY (SS-00254-9) (such as ceramic) shall not be visible at the crest corner area of the electrode.

Remark	IT'S NOT UNDER CONTROL FOR PDF FILE PLS NOTE THE VERSION STATED.	Issue Dep. I	DATA Center.
_1	Do not copy without permission	Series No.	60
-ni	ID://WWW.BDTIC.com/R	AL	EC

RALEC

旺詮


Thick Film Chip Resistors Network Product Specification

Document No.IE-SP-012Released Date2011/02/20Page No.8/14

6.3 Environmental Test


0.5		iciilai	1031			
1	ТЕМ		Conditio	ons		Specifications
					_	Resistors
ŀ	ance to Dry Heat	1,000± measur	ted resistors in chamber unde 4 hours. Then leaving in room e its resistance variance rate . o JIS-C5201-1 4.25			\pm (2.0%+0.10 Ω) No evidence of mechanical damage, no short or burned on the appearance.
Therm	nal Shock	tempera 300 time	tested resistor in the thermal s ature cycle which shown in the es consecutively. Then leaving ature for 1 hour, and measure i	± (1.0%+0.05Ω)		
				Testing Condition		No evidence of mechanical
			Lowest Temperature	-55± 5℃		damage,
			Highest Temperature	125± 5℃		
			Temperature-retaining time	15 minutes each		
			MIL-STD 202 Method 107			
	ing Life in oisture	relative 30 minu room te rate.	tested resistor in the chamber humidity 90~95% and load the ites off, total 1000 hours. Then mperature for 60 minutes, and 0 JIS-C5201-1 4.24	utes on, or in	\pm (2.0%+0.10 Ω) No evidence of mechanical damage.	
Loa	ad Life	Put the load the hours. T minutes	tested resistor in chamber und e rated voltage for 90 minutes of Then leaving the tested resistor and measure its resistance va o JIS-C5201-1 4.25	000	\pm (3.0%+0.10 Ω) No evidence of mechanical damage, no short or burned on the appearance.	
	emperature eration	. Decrea -55℃ fc 15 minu for 8± 1	tested resistor in the chamber asing the temperature to -55° C or 1 hour. Then load the rated v ites off. Then leaving the tested hours, and measure its resistant MIL-R-55342D 4.7.4	re at , and	\pm (1.0%+0.05 Ω) No evidence of mechanical damage.	
Whis	sker Test		tem 1(Thermal Shock test):			Max. 50 μ m
			Minimum storage temperat Maximum storage temperat Temperature-rataining tim Number of temperature cyc			
		⊚Test i	tem 2 (Constant temperature / Temperature Humidity Testing duration	humidity test): 85℃ 85% 500± 4 hours]	
		eration f scope) o method, higher n				
Remark			IT' S NOT UNDER CONTROL PLS NOTE THE VERSIO	-		Issue Dep. DATA Center.
			Do not copy without pe	ermission		Series No. 60
nt	tp:/	/W	WW.BDI	IC.con	n/	RALEC

RALEC Thick Film Chip Resistors Network Document No. 旺 詮 Product Specification Released Date Page No. 7 Recommend Soldering Method 7.1 Lead Free Reflow Soldering Profile



7.2 Soldering Iron: temperature 350 $^\circ\!C^\pm$ 10 $^\circ\!C$, dwell time shall be less than 3 sec.

8 Recommend Land Pattern Design (For Reflow Soldering) :



TYPE DIM	А	В	С	D	Unit : mm
RTN02	2.6	1.0	0.34	0.34	0.64

IE-SP-012

2011/02/20

9/14



RALEC 旺 詮


Thick Film Chip Resistors Network Product Specification

 Document No.
 IE-SP-012


 Released Date
 2011/02/20

 Page No.
 10/14

- 9 Chip Resistors Network Appearance:
- 9.1 R type



9.2 T type



10 Marking Diagrams:

10.1 \pm 5% Tolerance:3 digits in E-12 series, first two digits are significant figures, third digit is multiplier (10^x).

≪EX» Marking→473	
473=47× 10^3 =47000 Ω =47K Ω	

10.2 Marking

E-12 series

10 12 15 18	22 27
33 39 47 56	68 82

11 Plating Thickness:

11.1 Ni: ≧1 µm 11.2 Sn (Lead Free): ≧3 µm 11.3 Sn (Tin): Matte Sn

Remark	IT'S NOT UNDER CONTROL FOR PDF FILE PLS NOTE THE VERSION STATED.	Issue Dep.	DATA Center.
	Do not copy without permission	Series No.	60
	tp://www.bDTIC.com/k	AL	EC

RALEC		1 5	·1	1 • 1	. .			1	Docu	ment No.	IE-S	P-012
	Thi			Chip]				ork	Relea	sed Date		/02/20
旺詮		P	rodu	ct Sp	ecifi	catio	n		Pa	ge No.		/14
12 Taping Specifications: 12.1 Tape Dimension: $ \begin{array}{c} $												
											ι	Jnit: mm
Packaging	Туре	Α	В	W	E	F	P0	Р	10x P0	P1	T1	T2
TP Carrier Tape	RTN02-10R RTN02-10T	3.5± 0.20	1.9± 0.20	8.0± 0.20	1.75 <u>+</u> 0.10	3.5± 0.05	4.0± 0.05	4.0± 0.10	40.0± 0.20	2.0± 0.05	0.75+0.2/-0	0.75± 0.10
		Таре				<u> </u>	<u>о о</u>		Л			
				_)								
	5~270 mm		Chip	Filled Are	a	-	≥16	<u>60mm</u>		Cor	ver Tape	
Uı	filled Area							2	:400mm	1		
12.3 Cover Tape Peel off Strength Specifications : 0.07~0.7N (7.1~71.4gf) Carrier Tape Top Cover Tape Peeling Speed (300mm/min) Direction of unreeling ←												
Remark		[UNDER C						Issue De	ep. DAT A	A Center.
			Do not	copy wi	thout pe					Series N	lo. 60	<u> </u>
http://www.BDTIC.com/RALEC												

Thick Film Chip Resistors Network Product Specification

 Document No.
 IE-SP-012

 Released Date
 2011/02/20

 Page No.
 12/14

Unit : mm

D

60.0

± 1.0

80.0

± 1.0

100.0

± 1.0

100.0

± 1.0

12.4 Packaging Qty:

Туре	Tape Width	Packaging (pcs/reel)				
		ТР				
		4 mm Pitch				
		TP	P2	P3	P4	
RTN02-10R	0 mm	5 000	10,000	15,000	20,000	
RTN02-10T	8 mm	5,000	10,000	15,000	20,000	
Reel Type		7"	10"	13"	13"	


12.4.1 Typical taping type : TP

12.4.2 Other taping type are upon customer's request.

12.5 Reel Dimensions:



12.6 Label:




RALEC 旺 詮

Thick Film Chip Resistors Network Product Specification

Document No.	IE-SP-012		
Released Date	2011/02/20		
Page No.	13/14		


12.7 Inner Box

Reel Number	D Dimension (mm)
1	12
2	24
3	36
4	48
5	60
6	72
7	84
8	96
9	108
10	120




12.8 Box

10R Inner Box Number	L(mm)	W(mm)	D(mm)
2	272	205	210
4	375	280	210
8	544	380	210



12.9 Box (For China)

10R Inner Box Number	L(mm)	W(mm)	D(mm)
2	272	205	210
4	375	280	210
8	544	380	210



Remark

IT' S NOT UNDER CONTROL FOR PDF FILE PLS NOTE THE VERSION STATED. Issue Dep. DATA Center.

Do not copy without permission

Series No. 60

旺 詮


Thick Film Chip Resistors Network Product Specification

Document No.	IE-SP-012
Released Date	2011/02/20
Page No.	14/14

13 Stock period

13.1 The temperature condition must be controlled at $25 \pm 5 C$, the R.H. must be controlled at $60 \pm 15\%$. The stock can maintain quality level in two years.

14 The carton packaged for electronic-information products is made by the symbol as follows: (For china)



15 For this part. It does not use the materials that include the substances specified in RoHS [,] the detail refer to the part of prohibition or exclusion items in RoHS (2002/95/EC).

- 1. Cadmium and cadmium compounds (*permissive content <100 ppm*)
- 2. Lead and lead compounds (*permissive content* <1000 ppm) Exceptions specified:
 - Lead contained in the glass of cathode ray tubes, electronic components and fluorescent tubes.
 - (2). The glass material used in the electronic components, which includes resistor elements, conductive pastes (silver or copper ones), adhesives, glass frit and sealing materials.
- 3. Mercury and its mercury compounds (permissive content <100 ppm)
- 4. Hexavalent chromium compounds (permissive content <100 ppm)
- 5. Polybrominated biphenyls(PBB)(permissive content <100 ppm)
- 6. Polybrominated diphenylethers(PBDE)(permissive content <100 ppm)

16 Attachments

16.1 Document Revise Record Paper

Remark	IT' S NOT UNDER CONTROL FOR PDF FILE PLS NOTE THE VERSION STATED.	Issue Dep. I	DATA Center.
	Do not copy without permission	Series No.	60
	TP://WWW.DDTIC.COM/K	AL.	EC