

High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger

August 1997 - Revised March 2004

Features

- Unlimited Input Rise and Fall Times
- Exceptionally High Noise Immunity
- Typical Propagation Delay: 10ns at $V_{CC} = 5V$, $C_L = 15pF$, $T_A = 25^{\circ}C$
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . $-55^{\circ}C$ to $125^{\circ}C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: $N_{IL} = 37\%$, $N_{IH} = 51\%$ of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8V$ (Max), $V_{IH} = 2V$ (Min)
 - CMOS Input Compatibility, $I_I \leq 1\mu A$ at V_{OL} , V_{OH}

Description

The 'HC132 and 'HCT132 each contain four 2-input NAND Schmitt Triggers in one package. This logic device utilizes silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The HCT logic family is functionally pin compatible with the standard LS logic family.


Ordering Information

| PART NUMBER | TEMP. RANGE (°C) | PACKAGE |
|---------------|------------------|--------------|
| CD54HC132F3A | -55 to 125 | 14 Ld CERDIP |
| CD54HCT132F3A | -55 to 125 | 14 Ld CERDIP |
| CD74HC132E | -55 to 125 | 14 Ld PDIP |
| CD74HC132M | -55 to 125 | 14 Ld SOIC |
| CD74HC132MT | -55 to 125 | 14 Ld SOIC |
| CD74HC132M96 | -55 to 125 | 14 Ld SOIC |
| CD74HCT132E | -55 to 125 | 14 Ld PDIP |
| CD74HCT132M | -55 to 125 | 14 Ld SOIC |
| CD74HCT132MT | -55 to 125 | 14 Ld SOIC |
| CD74HCT132M96 | -55 to 125 | 14 Ld SOIC |


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout

CD54HC132, CD54HCT132
(CERDIP)
CD74HC132, CD74HCT132
(PDIP, SOIC)
TOP VIEW



Functional Diagram




TRUTH TABLE

| INPUTS | | OUTPUT |
|--------|----|--------|
| nA | nB | nY |
| L | L | H |
| L | H | H |
| H | L | H |
| H | H | L |

H = High Voltage Level, L = Low Voltage Level

Logic Symbol



CD54HC132, CD74HC132, CD54HCT132, CD74HCT132

Absolute Maximum Ratings

| | |
|------------------------------------------------------------|-------------|
| DC Supply Voltage, V_{CC} | -0.5V to 7V |
| DC Input Diode Current, I_{IK} | |
| For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ | $\pm 20mA$ |
| DC Output Diode Current, I_{OK} | |
| For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ | $\pm 20mA$ |
| DC Output Source or Sink Current per Output Pin, I_O | |
| For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ | $\pm 25mA$ |
| DC V_{CC} or Ground Current, I_{CC} or I_{GND} | $\pm 50mA$ |

Thermal Information

| | |
|------------------------------------------------|-------------------------------------------|
| Thermal Resistance (Typical, Note 1) | θ_{JA} ($^{\circ}C/W$) |
| E (PDIP) Package | 80 |
| M (SOIC) Package | 86 |
| Maximum Junction Temperature | $150^{\circ}C$ |
| Maximum Storage Temperature Range | $-65^{\circ}C$ to $150^{\circ}C$ |
| Maximum Lead Temperature (Soldering 10s) | $300^{\circ}C$ (SOIC - Lead Tips Only) |

Operating Conditions

| | |
|-------------------------------------------------|----------------------------------|
| Temperature Range (T_A) | $-55^{\circ}C$ to $125^{\circ}C$ |
| Supply Voltage Range, V_{CC} | |
| HC Types | .2V to 6V |
| HCT Types | 4.5V to 5.5V |
| DC Input or Output Voltage, V_I , V_O | 0V to V_{CC} |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | | V_{CC} (V) | 25 $^{\circ}C$ | | | -40 $^{\circ}C$ TO 85 $^{\circ}C$ | | -55 $^{\circ}C$ TO 125 $^{\circ}C$ | | UNITS | |
|-----------------------------------------|----------|-------------------------|----------------------------------------|--------------|----------------|------|------|-----------------------------------|------|------------------------------------|------|-------|---|
| | | V_I (V) | I_O (mA) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | |
| HC TYPES | | | | | | | | | | | | | |
| Input Switch Points (Note 2) | V_{T+} | - | - | 2 | 0.7 | - | 1.5 | 0.7 | 1.5 | 0.7 | 1.5 | V | |
| | | | | 4.5 | 1.7 | - | 3.15 | 1.7 | 3.15 | 1.7 | 3.15 | V | |
| | | | | 6 | 2.1 | - | 4.2 | 2.1 | 4.2 | 2.1 | 4.2 | V | |
| | V_{T-} | - | - | 2 | 0.3 | - | 1 | 0.3 | 1 | 0.3 | 1 | V | |
| | | | | 4.5 | 0.9 | - | 2.2 | 0.9 | 2.2 | 0.9 | 2.2 | V | |
| | | | | 6 | 1.2 | - | 3 | 1.2 | 3 | 1.2 | 3 | V | |
| | V_H | | | 2 | 0.2 | - | 1 | 0.2 | 1 | 0.2 | 1 | V | |
| | | | | 4.5 | 0.4 | - | 1.4 | 0.4 | 1.4 | 0.4 | 1.4 | V | |
| | | | | 6 | 0.6 | - | 1.6 | 0.6 | 1.6 | 0.6 | 1.6 | V | |
| High Level Output Voltage CMOS Loads | V_{OH} | V_{T+} or V_{T-} | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V | |
| | | | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V | |
| | | | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V | |
| | | | High Level Output Voltage TTL Loads | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| | | | | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | V_{OL} | V_{T+} or V_{T-} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| | | | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| | | | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | |
| | | | Low Level Output Voltage TTL Loads | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| | | | | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |

CD54HC132, CD74HC132, CD54HCT132, CD74HCT132

DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | UNITS |
|----------------------------------------------------------------|---------------------------|------------------------------------|---------------------|---------------------|------|-----|------|---------------|------|----------------|-----|-------|
| | | V _I (V) | I _O (mA) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| Input Leakage Current | I _I | V _{CC} or GND | - | 6 | - | - | ±0.1 | - | ±1 | - | ±1 | μA |
| Quiescent Device Current | I _{CC} | V _{CC} or GND | 0 | 6 | - | - | 2 | - | 20 | - | 40 | μA |
| HCT TYPES | | | | | | | | | | | | |
| Input Switch Points (Note 2) | V _{T+} | - | - | 4.5 | 1.2 | - | 1.9 | 1.2 | 1.9 | 1.2 | 1.9 | V |
| | | | | 5.5 | 1.4 | - | 2.1 | 1.4 | 2.1 | 1.4 | 2.1 | V |
| | V _{T-} | - | - | 4.5 | 0.5 | - | 1.2 | 0.5 | 1.2 | 0.5 | 1.2 | V |
| | | | | 5.5 | 0.6 | - | 1.4 | 0.6 | 1.4 | 0.6 | 1.4 | V |
| | V _H | - | - | 4.5 | 0.4 | - | 1.4 | 0.4 | 1.4 | 0.4 | 1.4 | V |
| | | | | 5.5 | 0.4 | - | 1.5 | 0.4 | 1.5 | 0.4 | 1.5 | V |
| High Level Output Voltage CMOS Loads | - | V _{T+} or V _{T-} | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads | - | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | V _{OL} | V _{T+} or V _{T-} | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | I _I | V _{CC} and GND | - | 5.5 | - | - | ±0.1 | - | ±1 | - | ±1 | μA |
| Quiescent Device Current | I _{CC} | V _{CC} or GND | 0 | 5.5 | - | - | 2 | - | 20 | - | 40 | μA |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ΔI _{CC} (Note 3) | V _{CC} - 2.1 | - | 4.5 to 5.5 | - | 100 | 360 | - | 450 | - | 490 | μA |

NOTES:

- Hysteresis definition, characteristic and test setup see Test Circuits and Waveforms
- For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

CD54HC132, CD74HC132, CD54HCT132, CD74HCT132

HCT Input Loading Table

| INPUT | UNIT LOADS |
|--------|------------|
| nA, nB | 0.6 |

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g. 360 μ A max at 25°C.

Switching Specifications Input t_r , t_f = 6ns

| PARAMETER | SYMBOL | TEST CONDITIONS | V _{CC} (V) | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | UNITS |
|-----------------------------------------------|--------------------|---------------------|---------------------|------|-----|-----|---------------|-----|----------------|-----|-------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| HC TYPES | | | | | | | | | | | |
| Propagation Delay A, B to Y (Figure 1) | t_{PLH}, t_{PHL} | $C_L = 50\text{pF}$ | 2 | - | - | 125 | - | 156 | - | 188 | ns |
| | | | 4.5 | - | - | 25 | - | 31 | - | 38 | ns |
| | | | 6 | - | - | 21 | - | 27 | - | 32 | ns |
| Propagation Delay A, B to Y | t_{TLH}, t_{THL} | $C_L = 15\text{pF}$ | 5 | - | 10 | - | - | - | - | pF | |
| Transition Times (Figure 1) | t_{TLH}, t_{THL} | $C_L = 50\text{pF}$ | 2 | - | - | 75 | - | 95 | - | 110 | ns |
| | | | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| | | | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| Input Capacitance | C_I | - | - | - | 10 | - | 10 | - | 10 | pF | |
| Power Dissipation Capacitance (Notes 4, 5) | C_{PD} | - | 5 | - | 30 | - | - | - | - | pF | |
| HCT TYPES | | | | | | | | | | | |
| Propagation Delay A, B to Y (Figure 2) | t_{PHL}, t_{PHL} | $C_L = 50\text{pF}$ | 4.5 | - | - | 33 | - | 41 | - | 50 | ns |
| Propagation Delay A, B to Y | t_{PLH}, t_{PHL} | $C_L = 15\text{pF}$ | 5 | - | 13 | - | - | - | - | pF | |
| Transition Times (Figure 2) | t_{TLH}, t_{THL} | $C_L = 50\text{pF}$ | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| Input Capacitance | C_I | - | - | - | 10 | - | 10 | - | 10 | pF | |
| Power Dissipation Capacitance (Notes 4, 5) | C_{PD} | - | 5 | - | 30 | - | - | - | - | pF | |

NOTES:

4. C_{PD} is used to determine the dynamic power consumption, per gate.
5. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuits and Waveforms




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC






FIGURE 3. HYSTERESIS DEFINITION, CHARACTERISTIC, AND TEST SET-UP

J (R-GDIP-T**)
14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| DIM \ PINS ** | 14 | 16 | 18 | 20 |
|---------------|------------------------|------------------------|------------------------|------------------------|
| A | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC |
| B MAX | 0.785 (19,94) | .840 (21,34) | 0.960 (24,38) | 1.060 (26,92) |
| B MIN | — | — | — | — |
| C MAX | 0.300 (7,62) | 0.300 (7,62) | 0.310 (7,87) | 0.300 (7,62) |
| C MIN | 0.245 (6,22) | 0.245 (6,22) | 0.220 (5,59) | 0.245 (6,22) |




4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package is hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-012 variation AB.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

www.BDTIC.com/TI