



# CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368

Data sheet acquired from Harris Semiconductor  
SCHS181D

November 1997 - Revised October 2003

## High-Speed CMOS Logic Hex Buffer/Line Driver, Three-State Non-Inverting and Inverting

### Features

- Buffered Inputs
- High Current Bus Driver Outputs
- Two Independent Three-State Enable Controls
- Typical Propagation Delay  $t_{PLH}, t_{PHL} = 8\text{ns}$  at  $V_{CC} = 5\text{V}$ ,  $C_L = 15\text{pF}$ ,  $T_A = 25^\circ\text{C}$
- Fanout (Over Temperature Range)
  - Standard Outputs ..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range .....  $-55^\circ\text{C}$  to  $125^\circ\text{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC} = 5\text{V}$
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL} = 0.8\text{V}$  (Max),  $V_{IH} = 2\text{V}$  (Min)
  - CMOS Input Compatibility,  $I_I \leq 1\mu\text{A}$  at  $V_{OL}, V_{OH}$

### Ordering Information

| PART NUMBER   | TEMP. RANGE ( $^\circ\text{C}$ ) | PACKAGE      |
|---------------|----------------------------------|--------------|
| CD54HC367F3A  | -55 to 125                       | 16 Ld CERDIP |
| CD54HC368F3A  | -55 to 125                       | 16 Ld CERDIP |
| CD54HCT367F3A | -55 to 125                       | 16 Ld CERDIP |
| CD74HC367E    | -55 to 125                       | 16 Ld PDIP   |
| CD74HC367M    | -55 to 125                       | 16 Ld SOIC   |
| CD74HC367MT   | -55 to 125                       | 16 Ld SOIC   |
| CD74HC367M96  | -55 to 125                       | 16 Ld SOIC   |
| CD74HC368E    | -55 to 125                       | 16 Ld PDIP   |
| CD74HC368M    | -55 to 125                       | 16 Ld SOIC   |
| CD74HC368MT   | -55 to 125                       | 16 Ld SOIC   |
| CD74HC368M96  | -55 to 125                       | 16 Ld SOIC   |
| CD74HCT367E   | -55 to 125                       | 16 Ld PDIP   |
| CD74HCT367M   | -55 to 125                       | 16 Ld SOIC   |
| CD74HCT367MT  | -55 to 125                       | 16 Ld SOIC   |
| CD74HCT368E   | -55 to 125                       | 16 Ld PDIP   |
| CD74HCT368M   | -55 to 125                       | 16 Ld SOIC   |
| CD74HCT368MT  | -55 to 125                       | 16 Ld SOIC   |
| CD74HCT368M96 | -55 to 125                       | 16 Ld SOIC   |

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

### Description

The 'HC367, 'HCT367, 'HC368, and CD74HCT368 silicon gate CMOS three-state buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The 'HC367 and 'HCT367 are non-inverting buffers, whereas the 'HC368 and CD74HCT368 are inverting buffers. These devices have two output enables, one enable (OE1) controls 4 gates and the other (OE2) controls the remaining 2 gates.

The 'HCT367 and CD74HCT368 logic families are speed, function and pin compatible with the standard LS logic family.

### Pinouts


**CD54HC367, CD54HCT367**

(CERDIP)

**CD74HC367, CD74HCT367**

(PDIP, SOIC)

TOP VIEW




**CD54HC368**

(CERDIP)

**CD74HC368, CD74HCT368**


(PDIP, SOIC)

TOP VIEW




### Functional Diagrams

**HC367, HCT367**



**HC368, CD74HCT368**



TRUTH TABLE

| INPUTS |   | OUTPUTS (Y) |           |
|--------|---|-------------|-----------|
| OE     | A | HC/HCT367   | HC/HCT368 |
| L      | L | L           | H         |
| L      | H | H           | L         |
| H      | X | (Z)         | (Z)       |


H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Z = High Impedance (OFF) State

**Logic Diagram**



NOTE:

- 1. Inverter not included in HC/HCT367

**FIGURE 1. LOGIC DIAGRAM FOR THE HC/HCT367 AND HC/HCT368 (OUTPUTS FOR HC/HCT367 ARE COMPLEMENTS OF THOSE SHOWN, i.e., 1Y, 2Y, ETC.)**

# CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368

## Absolute Maximum Ratings

|   |       |             |
|---|-------|-------------|
| DC Supply Voltage, V <sub>CC</sub>                                    | ..... | -0.5V to 7V |
| DC Input Diode Current, I <sub>IK</sub>                               |       |             |
| For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V | ..... | ±20mA       |
| DC Output Diode Current, I <sub>OK</sub>                              |       |             |
| For V <sub>O</sub> < -0.5V or V <sub>O</sub> > V <sub>CC</sub> + 0.5V | ..... | ±20mA       |
| DC Drain Current, per Output, I <sub>O</sub>                          |       |             |
| For -0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V                   | ..... | ±35mA       |
| DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub>                 | ..... | ±50mA       |

## Thermal Information

|  |                        |
|--|------------------------|
| Thermal Resistance (Typical, Note 2)     | θ <sub>JA</sub> (°C/W) |
| E (PDIP) Package                         | .....                  |
| M (SOIC) Package                         | .....                  |
| Maximum Junction Temperature             | ..... 150°C            |
| Maximum Storage Temperature Range        | ..... -65°C to 150°C   |
| Maximum Lead Temperature (Soldering 10s) | ..... 300°C            |
| (SOIC - Lead Tips Only)                  |                        |

## Operating Conditions

|   |       |                       |
|---|-------|-----------------------|
| Temperature Range, T <sub>A</sub>                           | ..... | -55°C to 125°C        |
| Supply Voltage Range, V <sub>CC</sub>                       |       |                       |
| HC Types  | ..... | .2V to 6V             |
| HCT Types   | ..... | .4.5V to 5.5V         |
| DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> | ..... | 0V to V <sub>CC</sub> |
| Input Rise and Fall Time                                    |       |                       |
| 2V  | ..... | 1000ns (Max)          |
| 4.5V  | ..... | 500ns (Max)           |
| 6V  | ..... | 400ns (Max)           |

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:

- The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

| PARAMETER                            | SYMBOL          | TEST CONDITIONS                    |   | V <sub>CC</sub> (V) | 25°C |     |      | -40°C TO 85°C |      | -55°C TO 125°C |      | UNITS |  |  |
|--------------------------------------|-----------------|------------------------------------|---|---------------------|------|-----|------|---------------|------|----------------|------|-------|--|--|
|                                      |                 | V <sub>I</sub> (V)                 | I <sub>O</sub> (mA)                     |                     | MIN  | TYP | MAX  | MIN           | MAX  | MIN            | MAX  |       |  |  |
| <b>HC TYPES</b>                      |                 |                                    |   |                     |      |     |      |               |      |                |      |       |  |  |
| High Level Input Voltage             | V <sub>IH</sub> | -                                  | -                                       | 2                   | 1.5  | -   | -    | 1.5           | -    | 1.5            | -    | V     |  |  |
|                                      |                 |                                    |   | 4.5                 | 3.15 | -   | -    | 3.15          | -    | 3.15           | -    | V     |  |  |
|                                      |                 |                                    |   | 6                   | 4.2  | -   | -    | 4.2           | -    | 4.2            | -    | V     |  |  |
| Low Level Input Voltage              | V <sub>IL</sub> | -                                  | -                                       | 2                   | -    | -   | 0.5  | -             | 0.5  | -              | 0.5  | V     |  |  |
|                                      |                 |                                    |   | 4.5                 | -    | -   | 1.35 | -             | 1.35 | -              | 1.35 | V     |  |  |
|                                      |                 |                                    |   | 6                   | -    | -   | 1.8  | -             | 1.8  | -              | 1.8  | V     |  |  |
| High Level Output Voltage CMOS Loads | V <sub>OH</sub> | V <sub>IH</sub> or V <sub>IL</sub> | -0.02                                   | 2                   | 1.9  | -   | -    | 1.9           | -    | 1.9            | -    | V     |  |  |
|                                      |                 |                                    | -0.02                                   | 4.5                 | 4.4  | -   | -    | 4.4           | -    | 4.4            | -    | V     |  |  |
|                                      |                 |                                    | -0.02                                   | 6                   | 5.9  | -   | -    | 5.9           | -    | 5.9            | -    | V     |  |  |
| High Level Output Voltage TTL Loads  |                 |                                    | -6                                      | 4.5                 | 3.98 | -   | -    | 3.84          | -    | 3.7            | -    | V     |  |  |
|                                      |                 |                                    | -7.8                                    | 6                   | 5.48 | -   | -    | 5.34          | -    | 5.2            | -    | V     |  |  |
| Low Level Output Voltage CMOS Loads  | V <sub>OL</sub> | V <sub>IH</sub> or V <sub>IL</sub> | 0.02                                    | 2                   | -    | -   | 0.1  | -             | 0.1  | -              | 0.1  | V     |  |  |
|                                      |                 |                                    | 0.02                                    | 4.5                 | -    | -   | 0.1  | -             | 0.1  | -              | 0.1  | V     |  |  |
|                                      |                 |                                    | 0.02                                    | 6                   | -    | -   | 0.1  | -             | 0.1  | -              | 0.1  | V     |  |  |
| Low Level Output Voltage TTL Loads   |                 |                                    | 6                                       | 4.5                 | -    | -   | 0.26 | -             | 0.33 | -              | 0.4  | V     |  |  |
|                                      |                 |                                    | 7.8                                     | 6                   | -    | -   | 0.26 | -             | 0.33 | -              | 0.4  | V     |  |  |
| Input Leakage Current                | I <sub>I</sub>  | V <sub>CC</sub> or GND             | -                                       | 6                   | -    | -   | ±0.1 | -             | ±1   | -              | ±1   | µA    |  |  |
| Quiescent Device Current             | I <sub>CC</sub> | V <sub>CC</sub> or GND             | 0                                       | 6                   | -    | -   | 8    | -             | 80   | -              | 160  | µA    |  |  |
| Three-State Leakage Current          | I <sub>OZ</sub> | V <sub>IL</sub> or V <sub>IH</sub> | V <sub>O</sub> = V <sub>CC</sub> or GND | 6                   | -    | -   | ±0.5 | -             | ±5.0 | -              | ±10  | µA    |  |  |

# CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368

## DC Electrical Specifications (Continued)

| PARAMETER  | SYMBOL                    | TEST CONDITIONS                    |   | V <sub>CC</sub> (V) | 25°C |     |      | -40°C TO 85°C |      | -55°C TO 125°C |     | UNITS |
|--|---------------------------|------------------------------------|---|---------------------|------|-----|------|---------------|------|----------------|-----|-------|
|  |                           | V <sub>I</sub> (V)                 | I <sub>O</sub> (mA)                     |                     | MIN  | TYP | MAX  | MIN           | MAX  | MIN            | MAX |       |
| <b>HCT TYPES</b>   |                           |                                    |   |                     |      |     |      |               |      |                |     |       |
| High Level Input Voltage                                       | V <sub>IH</sub>           | -                                  | -                                       | 4.5 to 5.5          | 2    | -   | -    | 2             | -    | 2              | -   | V     |
| Low Level Input Voltage  | V <sub>IL</sub>           | -                                  | -                                       | 4.5 to 5.5          | -    | -   | 0.8  | -             | 0.8  | -              | 0.8 | V     |
| High Level Output Voltage CMOS Loads                           | V <sub>OH</sub>           | V <sub>IH</sub> or V <sub>IL</sub> | -0.02                                   | 4.5                 | 4.4  | -   | -    | 4.4           | -    | 4.4            | -   | V     |
| High Level Output Voltage TTL Loads                            |                           |                                    | -4                                      | 4.5                 | 3.98 | -   | -    | 3.84          | -    | 3.7            | -   | V     |
| Low Level Output Voltage CMOS Loads                            | V <sub>OL</sub>           | V <sub>IH</sub> or V <sub>IL</sub> | 0.02                                    | 4.5                 | -    | -   | 0.1  | -             | 0.1  | -              | 0.1 | V     |
| Low Level Output Voltage TTL Loads                             |                           |                                    | 4                                       | 4.5                 | -    | -   | 0.26 | -             | 0.33 | -              | 0.4 | V     |
| Input Leakage Current  | I <sub>I</sub>            | V <sub>CC</sub> to GND             | 0                                       | 5.5                 | -    | -   | ±0.1 | -             | ±1   | -              | ±1  | µA    |
| Quiescent Device Current                                       | I <sub>CC</sub>           | V <sub>CC</sub> or GND             | 0                                       | 5.5                 | -    | -   | 8    | -             | 80   | -              | 160 | µA    |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ΔI <sub>CC</sub> (Note 3) | V <sub>CC</sub> -2.1               | -                                       | 4.5 to 5.5          | -    | 100 | 360  | -             | 450  | -              | 490 | µA    |
| Three-State Leakage Current                                    | I <sub>OZ</sub>           | V <sub>IL</sub> or V <sub>IH</sub> | V <sub>O</sub> = V <sub>CC</sub> or GND | 5.5                 | -    | -   | ±0.5 | -             | ±5.0 | -              | ±10 | µA    |

NOTE:

3. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

## HCT Input Loading Table

| INPUT      | UNIT LOADS |
|------------|------------|
| OE1        | 0.6        |
| All Others | 0.55       |

NOTE: Unit Load is ΔI<sub>CC</sub> limit specified in DC Electrical Specifications table, e.g., 360µA max at 25°C.

## Switching Specifications Input t<sub>r</sub>, t<sub>f</sub> = 6ns

| PARAMETER                                    | SYMBOL                              | TEST CONDITIONS       | V <sub>CC</sub> (V) | 25°C |     | -40°C TO 85°C |     | -55°C TO 125°C |     | UNITS |
|--|-------------------------------------|-----------------------|---------------------|------|-----|---------------|-----|----------------|-----|-------|
|  |                                     |                       |                     | TYP  | MAX | MAX           | MAX | MAX            | MAX |       |
| <b>HC TYPES</b>                              |                                     |                       |                     |      |     |               |     |                |     |       |
| Propagation Delay, Data to Outputs HC/HCT367 | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 50pF | 2                   | -    | 105 | 130           | 160 | ns             | -   | ns    |
|  |                                     | 4.5                   | -                   | 21   | 26  | 32            | ns  | -              | -   | ns    |
|  |                                     | 6                     | -                   | 18   | 24  | 27            | ns  | -              | -   | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | 8    | -   | -             | -   | -              | -   | ns    |

# CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368


## Switching Specifications Input $t_r, t_f = 6\text{ns}$ (Continued)

| PARAMETER   | SYMBOL             | TEST CONDITIONS     | $V_{CC}$ (V) | 25°C |     | -40°C TO 85°C | -55°C TO 125°C | UNITS |
|---|--------------------|---------------------|--------------|------|-----|---------------|----------------|-------|
|   |                    |                     |              | TYP  | MAX | MAX           | MAX            |       |
| Propagation Delay,<br>Data to Outputs<br>HC/HCT368            | $t_{PLH}, t_{PHL}$ | $C_L = 50\text{pF}$ | 2            | -    | 105 | 130           | 160            | ns    |
|   |                    |                     | 4.5          | -    | 21  | 26            | 32             | ns    |
|   |                    |                     | 6            | -    | 18  | 24            | 27             | ns    |
|   |                    | $C_L = 15\text{pF}$ | 5            | 9    | -   | -             | -              | ns    |
| Propagation Delay,<br>Output Enable and Disable<br>to Outputs | $t_{PLH}, t_{PHL}$ | $C_L = 50\text{pF}$ | 2            | -    | 150 | 190           | 225            | ns    |
|   |                    |                     | 4.5          | -    | 30  | 38            | 45             | ns    |
|   |                    |                     | 6            | -    | 26  | 33            | 38             | ns    |
|   |                    | $C_L = 15\text{pF}$ | 5            | 12   | -   | -             | -              | ns    |
| Output Transition Time  | $t_{TLH}, t_{THL}$ | $C_L = 50\text{pF}$ | 2            | -    | 60  | 75            | 90             | ns    |
|   |                    |                     | 4.5          | -    | 12  | 15            | 18             | ns    |
|   |                    |                     | 6            | -    | 10  | 13            | 15             | ns    |
| Input Capacitance   | $C_I$              | -                   | -            | -    | 10  | 10            | 10             | pF    |
| Three-State Output<br>Capacitance                             | $C_O$              | -                   | -            | -    | 20  | 20            | 20             | pF    |
| Power Dissipation<br>Capacitance<br>(Notes 4, 5)              | $C_{PD}$           | -                   | 5            | 40   | -   | -             | -              | pF    |
| <b>HCT TYPES</b>  |                    |                     |              |      |     |               |                |       |
| Propagation Delay,<br>Data to Outputs<br>HC/HCT367            | $t_{PLH}, t_{PHL}$ | $C_L = 50\text{pF}$ | 4.5          | -    | 25  | 31            | 38             | ns    |
|   |                    | $C_L = 15\text{pF}$ | 5            | 9    | -   | -             | -              | ns    |
| Propagation Delay,<br>Data to Outputs<br>HC/HCT368            | $t_{PLH}, t_{PHL}$ | $C_L = 50\text{pF}$ | 4.5          | -    | 30  | 38            | 45             | ns    |
|   |                    | $C_L = 15\text{pF}$ | 5            | 11   | -   | -             | -              | ns    |
| Propagation Delay,<br>Output Enable and Disable<br>to Outputs | $t_{PLH}, t_{PHL}$ | $C_L = 50\text{pF}$ | 4.5          | -    | 35  | 44            | 53             | ns    |
|   |                    | $C_L = 15\text{pF}$ | 5            | 14   | -   | -             | -              | ns    |
| Output Transition Time  | $t_{TLH}, t_{THL}$ | $C_L = 50\text{pF}$ | 4.5          | -    | 12  | 15            | 18             | ns    |
| Input Capacitance   | $C_{IN}$           | -                   | -            | -    | 10  | 10            | 10             | pF    |
| Three-State Capacitance                                       | $C_O$              | -                   | -            | -    | 20  | 20            | 20             | pF    |
| Power Dissipation<br>Capacitance<br>(Notes 4, 5)              | $C_{PD}$           | -                   | 5            | 42   | -   | -             | -              | pF    |


### NOTES:

4.  $C_{PD}$  is used to determine the dynamic power consumption, per buffer.
5.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.


### Test Circuits and Waveforms




**FIGURE 2. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC**




**FIGURE 3. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC**



**FIGURE 4. HC THREE-STATE PROPAGATION DELAY WAVEFORM**



**FIGURE 5. HCT THREE-STATE PROPAGATION DELAY WAVEFORM**




NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1\text{k}\Omega$  to  $V_{CC}$ ,  $C_L = 50\text{pF}$ .

**FIGURE 6. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT**


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| PINS **\nDIM | 14                     | 16                     | 18                     | 20                     |
|--------------|------------------------|------------------------|------------------------|------------------------|
| A            | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC |
| B MAX        | 0.785<br>(19,94)       | .840<br>(21,34)        | 0.960<br>(24,38)       | 1.060<br>(26,92)       |
| B MIN        | —                      | —                      | —                      | —                      |
| C MAX        | 0.300<br>(7,62)        | 0.300<br>(7,62)        | 0.310<br>(7,87)        | 0.300<br>(7,62)        |
| C MIN        | 0.245<br>(6,22)        | 0.245<br>(6,22)        | 0.220<br>(5,59)        | 0.245<br>(6,22)        |




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - Falls within JEDEC MS-012 variation AC.

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>  |                        | <b>Applications</b> |                           |
|------------------|------------------------|---------------------|---------------------------|
| Amplifiers       | amplifier.ti.com       | Audio               | www.ti.com/audio          |
| Data Converters  | dataconverter.ti.com   | Automotive          | www.ti.com/automotive     |
| DSP              | dsp.ti.com             | Broadband           | www.ti.com/broadband      |
| Interface        | interface.ti.com       | Digital Control     | www.ti.com/digitalcontrol |
| Logic            | logic.ti.com           | Military            | www.ti.com/military       |
| Power Mgmt       | power.ti.com           | Optical Networking  | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security            | www.ti.com/security       |
|                  |                        | Telephony           | www.ti.com/telephony      |
|                  |                        | Video & Imaging     | www.ti.com/video          |
|                  |                        | Wireless            | www.ti.com/wireless       |

Mailing Address:    Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated