SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presettable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications

		TYPICAL	
	AVERAGE	MAXIMUM	TYPICAL
TYPE	PROPAGATION	CLOCK	POWER
	DELAY	FREQUENCY	DISSIPATION
190,191	20 ns	25MHz	325mW
'LS190,'LS191	20 ns	25MHz	100 mW


description

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

SN54190, SN54191, SN54LS190, SN54LS191 . . . J PACKAGE SN74190, SN74191 . . . N PACKAGE SN74LS190, SN74LS191 . . . D OR N PACKAGE (TOP VIEW)



SN54LS190, SN54LS191 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The outputs of the four master-slave flip-flops are triggered on a low-to-high transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter count up and when high, it counts down. A false clock may occur if the down/up input changes while the clock is low. A false ripple carry may occur if both the clock and enable are low and the down/up input is high during a load pulse.


These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.


The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.


Series 54' and 54LS' are characterized for operation over the full military temperature range of -55° C to 125°C; Series 74' and 74LS' are characterized for operation from 0°C to 70°C.

logic symbols†






[†] These symbols are accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.










'190, 'LS190 DECADE COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.




'191, 'LS191 BINARY COUNTERS

pical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhihit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	٧
Input voltage: SN54', SN74' Circuits	V
SN54LS', SN74LS' Circuits	V
Operating free-air temperature range: SN54', SN54LS' Circuits	С
SN74', SN74LS' Circuits	С
Storage temperature range65° C to 150°	С

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54	190, SN	154191	SN74	190, SN	74191	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	DIVIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output	ligh-level output current						- 0.8	mA
loL	Low-level output	current			16			16	mA
fclock	Input clock frequency				20	0		20	MHz
tw(clock)	Width of clock in	Width of clock input pulse				25			ns
tw(load)	Width of load inp	ut pulse	35			35			ns
	Setup time	Data, high or low (See Figure 1 and 2)	20			20			ns
t _{su}	Setup time	Load inactive state	20			20			113
thold	Data hold time		0			0			ns
TA	Operating free-air	temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†	SN54	190, SN	154191	SN74	190, SN	74191	
	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	VCC = MIN	2			2			٧.
۷ĮL	Low-level input voltage	V _{CC} = MIN			0.8			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = -12 mA			-1.5			-1.5	٧
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, i _{OH} = -0.8 mA	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
H	High-level input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
ΊΗ	High-level input current at any input except enable	V - MAY V 04V		-	40			40	μА
ΉΗ	High-level input current at enable input	V _{CC} = MAX, V _I = 2.4 V			120			120	μΑ
IIL	Low-level input current at any input except enable	VMAY V-04V			-1.6			-1.6	mA
IIL	Low-level input current at enable input	V _{CC} = MAX, V _I = 0.4 V			-4.8			-4.8	mA
los	Short-circuit output current§	V _{CC} = MAX	-20		-65	-18		-65	mA
ICC	Supply current	V _{CC} = MAX, See Note 2		65	99		65	105	mA

 $^{^\}dagger$ For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions.

NOTE 2: I_{CC} is measured with all inputs grounded and all outputs open.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $[\]S$ Not more than one output should be shorted at a time.

SN54190, SN54191, SN74190, SN74191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


D. D. A. A. E. E. D. T.	FROM	ТО			190, '1	91	
PARAMETER†	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			•	20	25		MHz
^t PLH	Load	Q_A, Q_B, Q_C, Q_D			22	33	ns
^t PHL	Load	dA, dB, dC, dD			33	50	113
^t PLH	Data A, B, C, D	Q _A , Q _B , Q _C , Q _D	1		14	22	7.0
^t PHL	Data A, B, C, B	α <u>β</u> , α <u>β</u> , α <u>C</u> , α <u>D</u>	·		35	50	ns
^t PLH	CLK	RCO	C _L = 15 pF, R _L = 400 Ω,		13	20	
^t PHL		RCO	See Figures 1 and 3 thru 7		16	24	ns
^t PLH	CLK	Q_A, Q_B, Q_C, Q_D	See Figures Fand Sand 7		16	24	
^t PH L	- CLK	ay, ag, ac, ap			24	36	ns
^t PLH	- CLK	Max/Min]		28	42	
^t PHL	- CLK	IVIdX/IVIIII			37	52	ns
^t PLH	D/Ū	RCO			30	45	
^t PHL] 5/6	HCU	·		30	45	ns
^t PLH	D/Ū	Max/Min]		21	33	
^t PHL] 5/6	WIGA/WIII			22	33	ns

 † f_{max} = maximum clock frequency tpLH = propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

schematics of inputs and outputs





SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

recommended operating conditions

			SI	V54LS1	90	S	N74LS1	90	
			SI	V54LS1	91	S	N74LS1	91	UNIT
		· [MIN	NOM	MAX	MIN	NOM	MAX	}
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current				- 0.4			- 0.4	mA
lOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		20	0		20	MHz
tw(clock)	Width of clock input pulse		25			25			ns
tw(load)	Width of load input pulse		35			35			ns
t _{su}	Data setup time (See Figures 1 and 2)		20			20			ns
t _{su}	Load inactive state setup time		30			30			ns
th	Data hold time		5			5			ns
th	Enable hold time		0			0			ns
t _{enable}	Count enable time (see Note 3)		40			40			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TES	TEST CONDITIONS [†]			N54LS19		SN74LS190 SN74LS191			UNIT
						MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltag	je				2			2			٧
VIL	Low-level input voltag	е						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$				-1.5			-1.5	V
V _{OH}	High-level output volta	age	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA		2.5	3.4		2.7	3.4		٧
VOL	Low-level output volta	age	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V,	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25	0.4		0.25 0.35	0.4	V
ij	High-level input	Enable	Vcc = MAX,	V1 = 7 V				0.3			0.3	mA
'1	input voltage	Others	VCC - MAX,	V				0.1			0.1	IIIA
	High-level	Enable						60			60	
ин	input current	Others	V _{CC} = MAX,	$V_1 = 2.7 V$				20			20	μΑ
1.4	Low-level	Enable	\\ \\\\\\	V - 0 4 V				-1.2			-1.2	
II L	input current	Others	V _{CC} = MAX,	V _I = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output c	urrent§	V _{CC} = MAX,			-20		-100	-20		-100	mA
.Icc	Supply current		V _{CC} = MAX,	See Note 2			20	35		20	35	mA

[†]For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.

NOTES: 2. ICC is measured with all inputs grounded and all outputs open.



 $[\]ddagger$ AII typical values are at V_{CC} = 5 V, T_A = 25°C.

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Minimum count enable time is the interval immediately preceding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


PARAMETER†	FROM	то		'LS	190, 'L	S191	I	
PARAIVIE I ER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f _{max}				20	25		MHz	
tPLH.	Load	0. 0- 0- 0-			22	33		
tPHL	Load	$\Omega_A, \Omega_B, \Omega_C, \Omega_D$			33	50	ns	
^t PLH	Data A, B, C, D	Q_A, Q_B, Q_C, Q_D	7		20	32		
^t PHL	Data A, B, C, D	αΔ, αΒ, αC, αD			27	40	ns	
^t PLH	CLK	500	C _L = 15 pF, R _L = 2 kΩ,		13	20		
^t PHL] CLK			16	24	ns		
^t PLH	CLK .	0. 0- 0- 0-	See Figures 1 and 3 thru 7		16	24	ns ns	
^t PHL	CLK	Q_A, Q_B, Q_C, Q_D			24	36		
tPLH	OLK.	Max/Min	1		28	42		
^t PHL	CLK	IVIAX/IVIII)			37	52		
^t PLH	5/5		1		30	45		
^t PHL	D/Ū	RCO			30	45	ns	
^t PLH		Max/Min	7		21	33		
^t PHL	D/Ū	IVIdX/IVIII)			22	33	ns	
tpLH_					21	33		
[†] PHL	CTEN	RCO			22	33	ns	

 $^{^{\}dagger} f_{\text{max}} = \text{maximum clock frequency}$

tpLH ≡ propagation delay time, low-to-high-level output tpHL ≡ propagation delay time, high-to-low-level output

schematics of inputs and outputs





PARAMETER MEASUREMENT INFORMATION






FIGURE 1-LOAD CIRCUIT FOR SWITCHING TIME MEASUREMENT



FIGUTE 2-DATA SETUP TIME VOLTAGE WAVEFORMS



See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplication, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

FIGURE 3-GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES


NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. The input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, duty cycle $\leq 50\%$, PRR ≤ 1 MHz.
- D. $V_{ref} = 1.5 \text{ V for '190 and '191; 1.3 V for 'LS190 and 'LS191.}$




SDLS072 - DECEMBER 1972 - REVISED MARCH 1988





NOTE E: Conditions on other inputs are irrelevant.

FIGURE 4-LOAD TO OUTPUT AND DATA TO OUTPUT




NOTE F: All data inputs are low.

FIGURE 5-ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN




PARAMETER MEASUREMENT INFORMATION (continued)

switching characteristics (continued)



- NOTES: G. To test Q_A, Q_B, and Q_C outputs of '190 and 'LS190: Data inputs A, B, and C are shown by the solid line. Data input D is shown by the dashed line.
 - H. To test Q_D output of '190 and 'LS190: Data inputs A and D are shown by the solid line. Data inputs B and C are held at the low logic level.
 - I. To test Q_A , Q_B , Q_C , and Q_D outputs of '191 and 'LS191: All four data inputs are shown by the solid line.

FIGURE 6-CLOCK TO OUTPUT



NOTE J: Data inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.

FIGURE 7-CLOCK TO MAX/MIN









om 19-Mar-2008


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS191DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS191NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

19-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS191DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS191NSR	SO	NS	16	2000	346.0	346.0	33.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications **Products Amplifiers** Audio www.ti.com/audio amplifier.ti.com Data Converters Automotive dataconverter.ti.com www.ti.com/automotive **DLP® Products** www.dlp.com Broadband www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface interface.ti.com www.ti.com/military Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt Security www.ti.com/security power.ti.com Microcontrollers microcontroller.ti.com Telephony www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated