AD9254:  14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter

The AD9254 is a monolithic, single 1.8 V supply, 14-bit, 150 MSPS analog-to-digital converter (ADC), featuring a high performance sample-and-hold amplifier (SHA) and on-chip voltage reference. The product uses a multistage differential pipeline architecture with output error correction logic to provide 14-bit accuracy at 150 MSPS data rates and guarantees no missing codes over the full operating temperature range.

The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and offsets, including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available ADCs, the AD9254 is suitable for applications in communications, imaging, and medical ultrasound.

A differential clock input controls all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance.

The digital output data is presented in offset binary, Gray code, or twos complement formats. A data output clock (DCO) is provided to ensure proper latch timing with receiving logic.

The AD9254 is available in a 48-lead LFCSP_VQ and is specified over the industrial temperature range (−40°C to +85°C).

ol { margin-top:0px; margin-right:0px; margin-bottom:0px; margin-left:25px; padding-top:0px; padding-right:0px; padding-bottom:10px; padding-left:0px;} li { padding-top:0px; padding-right:0px; padding-bottom:5px; padding-left:0px; margin-top:0px; margin-right:0px; margin-bottom:0px; margin-left:0px;}
AD9254 特点
AD9254 技术指标
AD9254 亮点
  1. The AD9254 operates from a single 1.8 V power supply and features a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
  2. The patented SHA input maintains excellent performance for input frequencies up to 225 MHz.
  3. The clock DCS maintains overall ADC performance over a wide range of clock pulse widths.
  4. A standard serial port interface supports various product features and functions, such as data formatting (offset binary, twos complement, or Gray coding), enabling the clock DCS, power-down, and voltage reference mode.
  5. The AD9254 is pin-compatible with the AD9233, allowing a simple migration from 12 bits to 14 bits.
AD9254 应用领域
AD9254 功能框图

AD9254 芯片订购指南
产品型号 产品状态 封装 引脚 温度范围
AD80141BCPZ-155 量产 48 ld LFCSP (7x7x.85mm w/4.1mm Pad) 48 工业
AD80203BCPZ-155 量产 48 ld LFCSP (7x7x.85mm w/4.1mm Pad) 48 工业
AD9254-150EBZ 量产 评估板 48 商业
AD9254BCPZ-150 量产 48 ld LFCSP (7x7x.85mm w/4.1mm Pad) 48 工业
AD9254BCPZRL7-150 量产 48 ld LFCSP (7x7x.85mm w/4.1mm Pad) 48 工业
AD9254 应用技术支持与电子电路设计开发资源下载
  1. AD9254 数据手册DataSheet下载 .pdf
  2. Analog Devices, Inc.ADI 美国模拟器件公司产品订购手册 .pdf
  3. ADC模数转换器选型指南 .pdf