1. 嵌入式微控制器和微处理器
   8位单片机
   16 位单片机
   32位ARM核微处理器
   AVR 单片机
   DSP 数字信号处理
   其他专用单片机
2. 存储器
   非易失性存储器NVRAM
   同步动态存储器SDRAM
   EEPROM 存储器
   Flash 存储器
   其他
3. 系统管理器件
   监控电路（电压监控器）
   低功耗复位器
4. Interface 接口器件
   RS-232接口
   RS-485/422接口
   CAN接口
   USB 接口
   LVDS与RF接口
   其他接口
5. 数据转换器
   模数转换器
   数模转换器
   音频与触摸屏控制器
6. 电源管理器件
   标准线性电源
   低压差稳压器
   DC/DC转换器
   AC/DC转换器
   电压基准
   电池管理
   PWM控制器
   电源模块与功率器件
   其它
7. 时钟管理 定时器 计数器
8. 数字电位器 DCP
9. 开关器件
10. 传感器
11. 可编程逻辑器件
    FPGA 现场可编程逻辑
    CPLD 复杂可编程逻辑器件
    其它 可编程系统器件
12. 逻辑电路
13. 其他

首页＞ATMEL 爱特梅尔＞8051单片机

AT89C51CC03

AT89C51CC03 概述

The Atmel AT89C51CC03 is an 8051 based CMOS controller with PCA, Dual DPTR, WDT, 10 Bit ADC, Full CAN, 40 MHz High-Speed Architecture, X2 function, 32+2 I/O lines, 3 Timers/Counters, 14 Interrupts/4 priority levels, 64K FLASH, 2K EEPROM,256 Bytes on-chip RAM, additional 1K XRAM This document describes the UART bootloader functionalities as well as the serial protocol to efficiently perform operations on the on chip Flash (EEPROM) memories. Additiona l  infor m ation  on  the  AT89C51CC03  pr oduct  c an  be  found  in  the AT89C51CC03 datasheet and the AT89C51CC03 errata sheet available on the Atmel web site.

AT89C51CC03 特性

• 80C51 Core Architecture
• 256 Bytes of On-chip RAM
• 2048 Bytes of On-chip ERAM
• 64K Bytes of On-chip Flash Memory
  – Data Retention: 10 Years at 85°C
  – Read/Write Cycle: 100K
• 2K Bytes of On-chip Flash for Bootloader
• 2K Bytes of On-chip EEPROM
  Read/Write Cycle: 100K
• Integrated Power Monitor (POR: PFD) To Supervise Internal Power Supply
• 14-sources 4-level Interrupts
• Three 16-bit Timers/Counters
• Full Duplex UART Compatible 80C51
• High-speed Architecture
  – In Standard Mode:
  40 MHz (Vcc 3V to 5.5V, both Internal and external code execution)
  60 MHz (Vcc 4.5V to 5.5V and Internal Code execution only)
  – In X2 mode (6 Clocks/machine cycle)
  20 MHz (Vcc 3V to 5.5V, both Internal and external code execution)
  30 MHz (Vcc 4.5V to 5.5V and Internal Code execution only)
• Five Ports: 32 + 4 Digital I/O Lines
• Five-channel 16-bit PCA with
  – PWM (8-bit)
  – High-speed Output
  – Timer and Edge Capture
• Double Data Pointer
• 21-bit WatchDog Timer (7 Programmable Bits)
• A 10-bit Resolution Analog to Digital Converter (ADC) with 8 Multiplexed Inputs
• SPI Interface, (PLCC52 and VPFP64 packages only)
• Full CAN Controller
  – Fully Compliant with CAN Rev 2.0A and 2.0B
  – Optimized Structure for Communication Management (Via SFR)
  – 15 Independent Message Objects
  – Each Message Object Programmable on Transmission or Reception
  – Individual Tag and Mask Filters up to 29-bit Identifier/Channel
  – 8-byte Cyclic Data Register (FIFO)/Message Object
  – 16-bit Status and Control Register/Message Object
  – 16-bit Time-Stamping Register/Message Object
  – CAN Specification 2.0 Part A or 2.0 Part B Programmable for Each Message
  Object
  – Access to Message Object Control and Data Registers Via SFR
  – Programmable Reception Buffer Length Up To 15 Message Objects
  – Priority Management of Reception of Hits on Several Message Objects at the
  Same Time (Basic CAN Feature)
  – Priority Management for Transmission
  – Message Object Overrun Interrupt
  – Supports
  – Time Triggered Communication
  – Autobaud and Listening Mode
  – Programmable Automatic Reply Mode
  – 1-Mbit/s Maximum Transfer Rate at 8 MHz (1) Crystal Frequency in X2 Mode
  – Readable Error Counters
  – Programmable Link to On-chip Timer for Time Stamping and Network
  Synchronization
  – Independent Baud Rate Prescaler
  – Data, Remote, Error and Overload Frame Handling

AT89C51CC03 订购型号

AT89C51CC03 技术支持

1. AT89C51CC03 数据手册 DataSheet 下载 . PDF
2. AT89C51CC03 英文资料 DataSheet 下载 . PDF