Features

- Fast Read Access Time 70 ns
- Dual Voltage Range Operation
 - Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ±10% Supply Range
- Pin Compatible with JEDEC Standard AT27C256R
- Low Power CMOS Operation
 - 20 μ A Max (Less than 1 μ A Typical) Standby for V_{CC} = 3.6V
 - 29 mW Max Active at 5 MHz for V_{CC} = 3.6V
- JEDEC Standard Surface Mount Packages
 - 32-lead PLCC
 - 28-lead SOIC
 - 28-lead TSOP
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 μs/Byte (Typical)
- CMOS and TTL Compatible Inputs and Outputs
 - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Industrial Temperature Range
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT27BV256 is a high-performance, low-power, low-voltage 262,144-bit one-time programmable read-only memory (OTP EPROM) organized as 32K by 8 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At $V_{CC}=2.7V$, any word can be accessed in less than 70 ns. With a typical power dissipation of only 18 mW at 5 MHz and $V_{CC}=3V$, the AT27BV256 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1 μ A at 3V. The AT27BV256 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV256 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PLCC, SOIC and TSOP packages. All devices feature two-line control ($\overline{\text{CE}}$, $\overline{\text{OE}}$) to give designers the flexibility to prevent bus contention.

The AT27BV256 operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at $V_{CC} = 5.0$ V. At $V_{CC} = 2.7$ V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.



256K (32K x 8)
Unregulated
Battery-Voltage
High-Speed
OTP EPROM

AT27BV256

0601E-EPROM-12/07






Atmel's AT27BV256 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages. The AT27BV256 programs exactly the same way as a standard 5V AT27C256R and uses the same programming equipment.


2. Pin Configurations

Pin Name	Function
A0 - A14	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect


2.1 28-lead SOIC Top View



2.3 28-lead TSOP (Type 1) Top View



2.2 32-lead PLCC Top View




Note: PLCC package pins 1 and 17 are Don't Connect.

2

3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



5. Absolute Maximum Ratings*

Temperature Under Bias	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.



Operating Modes

Mode \ Pin	CE	ŌĒ	Ai	V _{PP}	V _{cc}	Outputs
Read ⁽²⁾	V _{IL}	V _{IL}	Ai	V _{CC}	V _{CC}	D _{OUT}
Output Disable ⁽²⁾	V _{IL}	V _{IH}	X ⁽¹⁾	V _{CC}	V _{CC}	High Z
Standby ⁽²⁾	V _{IH}	Х	X	V _{CC}	V _{CC}	High Z
Rapid Program ⁽³⁾	V _{IL}	V _{IH}	Ai	V _{PP}	V _{CC}	D _{IN}
PGM Verify ⁽³⁾	Х	V _{IL}	Ai	V _{PP}	V _{CC}	D _{OUT}
Optional PGM Verify ⁽³⁾	V _{IL}	V _{IL}	Ai	V _{CC}	V _{CC}	D _{OUT}
PGM Inhibit ⁽³⁾	V _{IH}	V _{IH}	X	V _{PP}	V _{CC}	High Z
Product Identification ⁽³⁾⁽⁵⁾	V _{IL}	V _{IL}	$A9 = V_H^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A14 = V_{IL}$	V _{cc}	V _{cc}	Identification Code

- Notes: 1. X can be V_{IL} or V_{IH} .
 - 2. Read, output disable, and standby modes require, 2.7V \leq V_{CC} \leq 3.6V, or 4.5V \leq V_{CC} \leq 5.5V.
 - 3. Refer to Programming Characteristics. Programming modes require V_{CC} = 6.5V.
 - 4. $V_H = 12.0 \pm 0.5V$.
 - 5. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}) , except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturers' Identification byte and high (V_{IH}) to select the Device Code byte.

DC and AC Operating Conditions for Read Operation 7.

	AT27BV256-70
Industrial Operating Temperature (Case)	-40°C - 85°C
V. Bassas Ossaska	2.7V to 3.6V
V _{CC} Power Supply	5V ±10%

8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units			
V _{CC} = 2.7V	V _{CC} = 2.7V to 3.6V							
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		±1	μΑ			
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μΑ			
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μΑ			
1	V (1) Chandley Comment	I_{SB1} (CMOS), $\overline{CE} = V_{CC \pm} 0.3V$		20	μA			
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		100	μΑ			
I _{CC}	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} = 3.6V$		8	mA			
V	Innert Law Valtage	V _{CC} = 3.0 to 3.6V	-0.6	0.8	V			
V_{IL}	Input Low Voltage	V _{CC} = 2.7 to 3.6V	-0.6	0.2 x V _{CC}	V			
V	loss at I Bala Malas as	V _{CC} = 3.0 to 3.6V	2.0	V _{CC} + 0.5	V			
V_{IH}	Input High Voltage	V _{CC} = 2.7 to 3.6V	0.7 x V _{CC}	V _{CC} + 0.5	V			
		I _{OL} = 2.0 mA		0.4	V			
V_{OL}	Output Low Voltage	I _{OL} = 100 μA		0.2	V			
		I _{OL} = 20 μA		0.1	V			
		I _{OH} = -2.0 mA	2.4		V			
V_{OH}	Output High Voltage	I _{OH} = -100 μA	V _{CC} - 0.2		V			
		I _{OH} = -20 μA	V _{CC} - 0.1		V			
V _{CC} = 4.5V	to 5.5V							
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μA			
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μA			
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA			
	V (1) Ot	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA			
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		1	mA			
I _{CC}	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		20	mA			
V _{IL}	Input Low Voltage		-0.6	0.8	V			
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V			
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V			
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V			

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}

^{2.} V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP}




9. AC Characteristics for Read Operation

 $V_{CC} = 2.7V$ to 3.6V and 4.5V to 5.5V

			AT27BV256-70		
Symbol	Parameter	Condition	Min	Max	Units
t _{ACC} (3)	Address to Output Delay	CE = OE = V _{IL}		70	ns
t _{CE} ⁽²⁾	CE to Output Delay	OE = V _{IL}		70	ns
t _{OE} ⁽²⁾⁽³⁾	OE to Output Delay	CE = V _{IL}		50	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	OE or CE High to Output Float, Whichever Occurred First			40	ns
t _{OH}	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$, Whichever Occurred First		0		ns


10. AC Waveforms for Read Operation⁽¹⁾




Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .
- 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.
- 6. When reading a AT27BV256, a 0.1 μF capacitor is required across V_{CC} and ground to suppress spurious voltage transients.

11. Input Test Waveform and Measurement Level



12. Output Test Load



13. Pin Capacitance


 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	8	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



14. Programming Waveforms⁽¹⁾



Notes:

- 1. The Input Timing Reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$.
- 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV256 a 0.1 μ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

15. DC Programming Characteristics

TA = 25 $\pm 5^{\circ}$ C, V_{CC} = 6.5 ± 0.25 V, V_{PP} = 13.0 ± 0.25 V

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μΑ
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			25	mA
I _{PP2}	V _{PP} Current	CE = V _{IL}		25	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V

16. AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$

			Lin	nits	
Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time		2		μs
t _{OES}	OE Setup Time	Innut Dies and Fall Times.	2		μs
t _{DS}	Data Setup Time	Input Rise and Fall Times: (10% to 90%) 20 ns	2		μs
t _{AH}	Address Hold Time		0		μs
t _{DH}	Data Hold Time	Input Pulse Levels:	2		μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾	0.45V to 2.4V	0	130	ns
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level:	2		μs
t _{VCS}	V _{CC} Setup Time	0.8V to 2.0V	2		μs
t _{PW}	CE Program Pulse Width ⁽³⁾	Output Timing Reference Level:	95	105	μs
t _{OE}	Data Valid from $\overline{OE}^{(2)}$	0.8V to 2.0V		150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

- 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100 $\,\mu sec \pm 5\%.$

17. Atmel's AT27BV256 Integrated Product Identification Code⁽¹⁾


		Pins					Hex			
Codes	A0	07	O6	O5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

Note: 1. The AT27BV256 has the same Product Identification Code as the AT27C256R and AT27LV256A. They are all programming compatible.



18. Rapid Programming Algorithm

A 100 μs \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μs \overline{CE} pulse without verification. Then a verification/ reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



19. Ordering Information

19.1 Standard Package

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
			AT27BV256-70JI	32J	Industrial
70	8	0.02	AT27BV256-70RI	28R ⁽¹⁾	(-40° C to 85° C)
			AT27BV256-70TI	28T	

Note: Not recommended for new designs. Use Green package option.

19.2 Green Package Option (Pb/Halide-free)

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
			AT27BV256-70JU	32J	Industrial
70	8	0.02	AT27BV256-70RU	28R ⁽¹⁾	(-40° C to 85° C)
			AT27BV256-70TU	28T	


Note: 1. The 28-pin SOIC package is not recommended for new designs.

Package Type		
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)	
28R	28-lead, 0.330" Wide, Plastic Gull Wing Small Package (SOIC)	
28T	28-lead, Plastic Thin Small Outline Package (TSOP)	



20. Packaging Information

20.1 32J - PLCC



____ 10/04/01

2325 Orchard Parkway San Jose, CA 95131 TITLE
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO. REV.

0.813

0.533

1.270 TYP

0.660

0.330

В

B1


е

AT27BV256

material condition at the upper or lower parting line.

3. Lead coplanarity is 0.004" (0.102 mm) maximum.

20.2 28R - SOIC





Note: 1. Dimensions D and E1 do not include mold Flash or protrusion. Mold Flash or protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	2.39	-	2.79	
A1	0.050	-	0.356	
D	18.00	_	18.50	Note 1
E	11.70	_	12.50	
E1	8.59	_	8.79	Note 1
В	0.356	_	0.508	
С	0.203	_	0.305	
L	0.94	_	1.27	
е		1.27 TYP		

5/18/2004

С




2325 Orchard Parkway San Jose, CA 95131

TITLE 28R, 28-lead, 0.330" Body Width, Plastic Gull Wing Small Outline (SOIC)

DRAWING NO. REV. 28R



20.3 28T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-183.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

(**************************************					
MIN	NOM	MAX	NOTE		
-	-	1.20			
0.05	ı	0.15			
0.90	1.00	1.05			
13.20	13.40	13.60			
11.70	11.80	11.90	Note 2		
7.90	8.00	8.10	Note 2		
0.50	0.60	0.70			
0.25 BASIC					
0.17	0.22	0.27			
0.10	_	0.21			
0.55 BASIC					
	- 0.05 0.90 13.20 11.70 7.90 0.50	0.05 - 0.90 1.00 13.20 13.40 11.70 11.80 7.90 8.00 0.50 0.60 0.25 BASIC 0.17 0.22 0.10 -	- - 1.20 0.05 - 0.15 0.90 1.00 1.05 13.20 13.40 13.60 11.70 11.80 11.90 7.90 8.00 8.10 0.50 0.60 0.70 0.25 BASIC 0.17 0.22 0.27 0.10 - 0.21		

12/06/02

4Imei	2325 Orchard Parkway		
AIIIEL	2325 Orchard Parkway San Jose, CA 95131		

TITLE
28T, 28-lead (8 x 13.4 mm) Plastic Thin Small Outline
Package, Type I (TSOP)

DRAWING NO.	REV.
28T	С

AT27BV256