Features

- Fast Read Access Time 70 ns
- Dual Voltage Range Operation
 - Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V $\pm\,10\%$ Supply Range
- Pin Compatible with JEDEC Standard AT27C512R
- Low Power CMOS Operation
 - 20 μ A Max (Less than 1 μ A Typical) Standby for V_{CC} = 3.6V
 - 29 mW Max Active at 5 MHz for V_{CC} = 3.6V
- JEDEC Standard Surface Mount Packages
 - 32-lead PLCC
 - 28-lead SOIC
 - 28-lead TSOP
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 µs/Byte (Typical)
- CMOS and TTL Compatible Inputs and Outputs
 - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Industrial Temperature Range
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT27BV512 is a high-performance, low-power, low-voltage 524,288-bit one-time programmable read-only memory (OTP EPROM) organized as 64K by 8 bits. It requires only one supply in the range of 2.7 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At $V_{CC} = 2.7V$, any byte can be accessed in less than 70 ns. With a typical power consumption of only 18 mW at 5 MHz and $V_{CC} = 3V$, the AT27BV512 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1 μ A at 3V. The AT27BV512 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV512 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PLCC, SOIC, and TSOP packages. All devices feature two-line control (\overline{CE} , \overline{OE}) to give designers the flexibility to prevent bus contention.

The AT27BV512 operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V_{CC} = 5.0V. At V_{CC} = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.



512K (64K x 8) Unregulated Battery-Voltage High-Speed OTP EPROM

AT27BV512

0602E-EPROM-12/07

http://www.BDTIC.com/ATMEL



Atmel's AT27BV512 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages. The AT27BV512 programs exactly the same way as a standard 5V AT27C512R and uses the same programming equipment.

2. Pin Configurations

Pin Name	Function
A0 - A15	Addresses
00 - 07	Outputs
CE	Chip Enable
OE/VPP	Output Enable/Program Supply
NC	No Connect

2.1 28-lead SOIC Top View

A15 🗔	1	28	□ vcc
A12 🗔	2	27	🗖 A14
A7 🗀	3	26	🗖 A13
A6 🗔	4	25	🗀 A8
A5 🗔	5	24	🗀 A9
A4 🗔	6	23	🗖 A11
A3 🗔	7	22	
A2 🗔	8	21	🗆 A10
A1 🗔	9	20	
A0 🗀	10	19	07
00 🖂	11	18	06
01 🖂	12	17	🗆 O5
02 🗀	13	16	04
GND 🖂	14	15	☐ O3

2.2 32-lead PLCC Top View

	A7] A12] A15	NC] VCC] A14] A13	
/	4		<u> </u>				<u> </u>	Г
A6 🗖 5		С	N	ō	S	Э	ළ 29	🗆 A8
A5 🗆 6	i						28	🗆 A9
A4 🗆 7							27	🗆 A11
АЗ 🗆 8							26	□ NC
A2 🗆 9							25	□ OE/VPP
A1 🗌 1	0						24	🗆 A10
A0 🗌 1	1						23	
	2						22	07
00 🛛 1	3_	ß	9	~	8	~	_21	☐ O6
	÷	÷	÷	÷	÷,	÷	20	
_								
	6	02	Ð	S	03[9	05	
			G					

Note: PLCC package pins 1 and 17 are Don't Connect.

2

2.3 28-lead TSOP (Type 1) Top View


		((
	22	7)	21 🗖 A10
A11 🗔	23		20 🗀 CE
A9 🗔	24		19 🗖 07
A8 🗔	25		18 🗖 06
A13 🗔	26		17 🗖 05
A14 🗔	27		16 🔤 04
VCC 🖂	28		15 🗔 03
A15 🗔	1		14 🗖 GND
A12 🗔	2		13 🗖 02
A7 🗔	3		12 🗖 01
A6 🗔	4		11 🗖 00
A5 🗔	5		10 🗖 A0
A4 🗔	6		9 🗖 A1
A3 🗔	7	((8 🗖 A2
I			

AT27BV512 http://www.BDTIC.com/ATMEL

3. System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



DTIC.com/ATI

5. Absolute Maximum Ratings*

Temperature Under Bias	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾

://www.]

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Notes: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

0602E-EPROM-12/07



6. Operating Modes

Mode \ Pin	CE	OE/V _{PP}	Ai	V _{cc}	Outputs
Read ⁽²⁾	V _{IL}	V _{IL}	Ai	V _{CC}	D _{OUT}
Output Disable ⁽²⁾	V _{IL}	V _{IH}	X ⁽¹⁾	V _{cc}	High Z
Standby ⁽²⁾	V _{IH}	Х	х	V _{CC}	High Z
Rapid Program ⁽³⁾	V _{IL}	V _{PP}	Ai	V _{CC}	D _{IN}
PGM Verify ⁽³⁾	V _{IL}	V _{IL}	Ai	V _{CC}	D _{OUT}
PGM Inhibit ⁽³⁾	V _{IH}	V _{PP}	x	V _{CC}	High Z
Product Identification ⁽³⁾⁽⁵⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A15 = V_{IL}$	V _{cc}	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

2. Read, output disable, and standby modes require, 2.7V \leq V_{CC} \leq 3.6V, or 4.5V \leq V_{CC} \leq 5.5V.

3. Refer to Programming Characteristics. Programming modes require $V_{CC} = 6.5V$.

- 4. $V_{H} = 12.0 \pm 0.5 V.$
- Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

7. DC and AC Operating Conditions for Read Operation

	AT27BV512-70
Operating Temperature (Case)	-40°C - 85°C
	2.7V to 3.6V
V _{CC} Power Supply	5V ± 10%

http://www.BDTIC.com/ATI

4

AT27BV512

AT27BV512

8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V _{CC} = 2.7	V to 3.6V				
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
) ((1) Chandley Ourrent	I_{SB1} (CMOS), $\overline{CE} = V_{CC \pm} 0.3V$		20	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5V$		100	μA
I _{cc}	V _{CC} Active Current	f = 5 MHz, I_{OUT} = 0 mA, \overline{CE} = V_{IL} , V_{CC} = 3.6V		8	mA
V		V _{CC} = 3.0 to 3.6V	-0.6	0.8	V
V _{IL}	Input Low Voltage	V _{CC} = 2.7 to 3.6V	-0.6	0.2 x V _{CC}	V
V		V _{CC} = 3.0 to 3.6V	2.0	V _{CC} + 0.5	V
V _{IH}	Input High Voltage	V _{CC} = 2.7 to 3.6V	$0.7 ext{ x V}_{CC}$	V _{CC} + 0.5	V
V _{OL} Output Low Voltage		I _{OL} = 2.0 mA		0.4	V
	I _{OL} = 100 μA		0.2	V	
	I _{OL} = 20 μA		0.1	V	
		I _{OH} = -2.0 mA	2.4		V
V _{OH}	Output High Voltage	I _{OH} = -100 μA	V _{CC} - 0.2		V
		I _{OH} = -20 μA	V _{CC} - 0.1		V
V _{CC} = 4.5	V to 5.5V				
I _{LI}	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
)(⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		1	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz, I_{OUT} = 0 mA, \overline{CE} = V_{IL}		20	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously with or before \overline{OE}/V_{PP} and removed simultaneously with or after \overline{OE}/V_{PP}

IMEL

p://www.BDTIC.com/ATM]

2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}

0602E-EPROM-12/07

h

ft

EL




9. AC Characteristics for Read Operation

 V_{CC} = 2.7V to 3.6V and 4.5V to 5.5V

			AT27B	/512-70	
Symbol	Parameter	Condition	Min	Max	Units
t _{ACC} ⁽³⁾	Address to Output Delay	$\overline{CE} = \overline{OE} / V_{PP} = V_{IL}$		70	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE/V}_{PP} = V_{IL}$		70	ns
t _{OE} ⁽²⁾⁽³⁾	$\overline{\text{OE/V}}_{PP}$ to Output Delay	$\overline{CE} = V_{IL}$		50	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	\overline{OE}/V_{PP} or \overline{CE} High to Output Float, Whichever Occurred First			40	ns
t _{он}	Output Hold from Address, \overline{CE} or \overline{OE}/V_{PP} Whichever Occurred First		0		ns

10. AC Waveforms for Read Operation⁽¹⁾



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. \overline{OE}/V_{PP} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} .
- 3. \overline{OE}/V_{PP} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .

http://www.BDTIC.com/ATI


- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.
- 6. When reading a AT27BV256, a 0.1 μF capacitor is required across V_{CC} and ground to suppress spurious voltage transients.

0602E-EPROM-12/07




AT27BV512

11. Input Test Waveform and Measurement Level



12. Output Test Load



13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$


Symbol	Тур	Мах	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





14. Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for $\rm V_{IL}$ and 2.0V for $\rm V_{IH}.$
 - 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

http://www.BDTIC.com/A7

 When programming the AT27BV512, a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

AT27BV512

8

15. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V$

			Li	Limits		
Symbol	Parameter	Test Conditions	Min	Мах	Units	
I _{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA	
V _{IL}	Input Low Level		-0.6	0.8	V	
V _{IH}	Input High Level		2.0	V _{cc} + 0.5	V	
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V	
I _{CC2}	V _{CC} Supply Current (Program and Verify)			25	mA	
I _{PP2}	OE/V _{PP} Current	$\overline{CE} = V_{IL}$		25	mA	
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V	

16. AC Programming Characteristics

 $T_{A} = 25 \pm 5^{\circ}C, \, V_{CC} = 6.5 \pm 0.25V, \, \overline{OE}/V_{PP} = 13.0 \pm 0.25V$

			Liı		
Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address Setup Time		2		μs
t _{OES}	OE/V _{PP} Setup Time		2		μs
t _{OEH}	OE/V _{PP} Hold Time	Input Rise and Fall Times:	2		μs
t _{DS}	Data Setup Time	(10% to 90) 20 ns	2		μs
t _{AH}	Address Hold Time	Input Pulse Levels:	0		μs
t _{DH}	Data Hold Time	0.45V to 2.4V	2		μs
t _{DFP}	CE High to Output Float Delay ⁽²⁾		0	130	ns
t _{VCS}	V _{CC} Setup Time	Input Timing Reference Level: 0.8V to 2.0V	2		μs
t _{PW}	CE Program Pulse Width ⁽³⁾	0.00 10 2.00	95	105	μs
t _{DV}	Data Valid from CE ⁽²⁾	Output Timing Reference Level:		1	μs
t _{VR}	OE/V _{PP} Recovery Time	0.8V to 2.0V	2		μs
t _{PRT}	OE/V _{PP} Pulse Rise Time During Programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously or before \overline{OE}/V_{PP} and removed simultaneously or after \overline{OE}/V_{PP}

 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.

3. Program Pulse width tolerance is 100 $\mu sec \pm 5\%.$

//www.

17. Atmel's AT27BV512 Integrated Product Identification Code⁽¹⁾

		Pins					Hex			
Codes	A0	07	O 6	O5	O4	O3	O2	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

Note: 1. The AT27BV512 has the same Product Identification Code as the AT27C512R. Both are programming compatible.

0602E-EPROM-12/07



DTIC.com/ATM


EL



18. Rapid Programming Algorithm

10

A 100 μ s \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and \overline{OE}/V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. \overline{OE}/V_{PP} is then lowered to V_{IL} and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



AT27BV512 http://www.BDTIC.com/ATMEL

19. Ordering Information

19.1 Standard Package

t _{ACC}	I _{CC} (mA)					
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
70	8	0.02	AT27BV512-70JI AT27BV512-70RI AT27BV512-70TI	32J 28R ⁽¹⁾ 28T	Industrial (-40°C to 85°C)	

Note:

Not recommended for new designs. Use Green package option.

19.2 Green Package Option (Pb/Halide-free)

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	8	0.02	AT27BV512-70JU	32J	Industrial
			AT27BV512-70RU	28R ⁽¹⁾	(-40°C to 85°C)
			AT27BV512-70TU	28T	


Note: 1. The 28-pin SOIC package is not recommended for new designs.


Package Type					
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)				
28R	28-lead, 0.330" Wide, Plastic Gull Wing Small Package (SOIC)				
28T	28-lead, Plastic Thin Small Outline Package (TSOP)				





20. Packaging Information






http://www.BDTIC.com/A'

12 AT27BV512

0602E-EPROM-12/07

20.2 28R – SOIC



TIC.com/A


b://ww

13

H, I



20.3 28T - TSOP



http://www.BDTIC.com/A7

14 AT27BV512