Features

- Fast Read Access Time 150 ns
- Automatic Page Write Operation
 - Internal Address and Data Latches for 64 Bytes
- Fast Write Cycle Times
 - Page Write Cycle Time: 10 ms Maximum (Standard)
 2 ms Maximum (Option Ref. AT28HC64BF Datasheet)
 - 1 to 64-byte Page Write Operation
- Low Power Dissipation
 - 40 mA Active Current
 - 100 µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling and Toggle Bit for End of Write Detection
- . High Reliability CMOS Technology
 - Endurance: 100,000 Cycles
 - Data Retention: 10 Years
- Single 5V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option Only

1. Description

The AT28C64B is a high-performance electrically-erasable and programmable read-only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 100 μ A.

The AT28C64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's AT28C64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.



64K (8K x 8)
Parallel
EEPROM with
Page Write and
Software Data
Protection

AT28C64B

0270L-PEEPR-2/09






2. Pin Configurations


Pin Name	Function		
A0 - A12	Addresses		
CE	Chip Enable		
ŌĒ	Output Enable		
WE	Write Enable		
I/O0 - I/O7	Data Inputs/Outputs		
NC	No Connect		
DC	Don't Connect		

2.2 32-lead PLCC Top View




Note: PLCC package pins 1 and 17 are Don't Connect.


2.1 28-lead PDIP, 28-lead SOIC Top View



2.3 28-lead TSOP Top View



3. Block Diagram



4. Device Operation

4.1 Read

The AT28C64B is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state when either \overline{CE} or \overline{OE} is high. This dual line control gives designers flexibility in preventing bus contention in their systems.

4.2 Byte Write

A low pulse on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ input with $\overline{\text{CE}}$ or $\overline{\text{WE}}$ low (respectively) and $\overline{\text{OE}}$ high initiates a write cycle. The address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

4.3 Page Write

The page write operation of the AT28C64B allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded, the AT28C64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each \overline{WE} high to low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.



4.4 DATA Polling

The AT28C64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle.

4.5 Toggle Bit

In addition to DATA Polling, the AT28C64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling, and valid data will be read. Toggle bit reading may begin at any time during the write cycle.

4.6 Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel[®] has incorporated both hardware and software features that will protect the memory against inadvertent writes.

4.6.1 Hardware Data Protection

Hardware features protect against inadvertent writes to the AT28C64B in the following ways: (a) V_{CC} sense – if V_{CC} is below 3.8 V (typical), the write function is inhibited; (b) V_{CC} power-on delay – once V_{CC} has reached 3.8 V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit – holding any one of \overline{OE} low, \overline{CE} high, or \overline{WE} high inhibits write cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

4.6.2 Software Data Protection

A software controlled data protection feature has been implemented on the AT28C64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C64B is shipped from Atmel with SDP disabled.

SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (see "Software Data Protection Algorithms" on page 10). After writing the 3-byte command sequence and waiting t_{WC} , the entire AT28C64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28C64B by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28C64B during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device. However, for the duration of t_{WC} , read operations will effectively be polling operations.

4.7 Device Identification

An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12V \pm 0.5V and using address locations 1FC0H to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.

4 **AT28C64B**

5. DC and AC Operating Range

	AT28C64B-15
Operating Temperature (Case)	-40°C - 85°C
V _{CC} Power Supply	5V ±10%

6. Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V_{IL}	V _{IL}	V_{IH}	D _{OUT}
Write ⁽²⁾	V_{IL}	V _{IH}	V_{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	High Z
Write Inhibit	Х	Х	V _{IH}	
Write Inhibit	X	V _{IL}	X	
Output Disable	Х	V _{IH}	Х	High Z
Chip Erase	V _{IL}	V _H ⁽³⁾	V _{IL}	High Z

Notes: 1. X can be V_{IL} or V_{IH}.

2. See "AC Write Waveforms" on page 8.

3. $V_H = 12.0V \pm 0.5V$.

7. Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

8. DC Characteristics


Symbol	Parameter Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC} + 1V$		10	μΑ
I _{LO}	Output Leakage Current $V_{I/O} = 0V \text{ to } V_{CC}$			10	μΑ
I _{SB1}	V_{CC} Standby Current CMOS $\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$			100	μΑ
I _{SB2}	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC} + 1V		2	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		40	mA
V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.40	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V



AC Read Characteristics 9.


		AT28C	AT28C64B-15		
Symbol	Parameter	Min	Max	Units	
t _{ACC}	Address to Output Delay		150	ns	
t _{CE} ⁽¹⁾	CE to Output Delay		150	ns	
t _{OE} ⁽²⁾	OE to Output Delay	0	70	ns	
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	50	ns	
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		ns	

10. AC Read Waveforms (1)(2)(3)(4)




- Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first ($C_L = 5 \text{ pF}$).
 - 4. This parameter is characterized and is not 100% tested.

11. Input Test Waveforms and Measurement Level



12. Output Test Load



13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is characterized and is not 100% tested.




14. AC Write Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Setup Time	0		ns
t _{AH}	Address Hold Time		ns	
t _{CS}	Chip Select Setup Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (WE or CE)	100		ns
t _{DS}	Data Setup Time	50		ns
t _{DH} , t _{OEH}	Data, $\overline{\text{OE}}$ Hold Time	0		ns

15. AC Write Waveforms

15.1 WE Controlled




15.2 CE Controlled



16. Page Mode Characteristics

Symbol	Parameter	Min	Max	Units
t _{WC}	Write Cycle Time		10	ms
t _{WC}	Write Cycle Time (option available – Ref. AT28HC64BF datasheet)		2	ms
t _{AS}	Address Setup Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Setup Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	100		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	50		ns


17. Page Mode Write Waveforms⁽¹⁾⁽²⁾



Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE).

2. $\overline{\text{OE}}$ must be high only when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are both low.


18. Chip Erase Waveforms



 $t_S = t_H = 1 \mu s \text{ (min.)}$ $t_W = 10 \text{ ms (min.)}$ $V_H = 12.0V \pm 0.5V$




19. Software Data Protection Enable Algorithm⁽¹⁾



Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A12 - A0 (Hex).

- Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.


20. Software Data Protection Disable Algorithm⁽¹⁾



Notes:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A12 - A0 (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.

21. Software Protected Write Cycle Waveforms⁽¹⁾⁽²⁾



Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.


2. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

22. Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0			ns
t _{OEH}	OE Hold Time	0			ns
t _{OE}	ŌĒ to Output Delay ⁽¹⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested. See "AC Read Characteristics" on page 6.

23. Data Polling Waveforms




24. Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics" on page 6.

25. Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾



Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.


- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.






26. Normalized I_{CC} Graphs


NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



27. Ordering Information

27.1 Green Package Option (Pb/Halide-free)

t _{ACC}	I _{CC} (mA) Active Standby				
(ns)			Ordering Code	Package	Operation Range
		0.1	AT28C64B-15JU	32J	
150	40		AT28C64B-15SU	28S	Industrial
150	40	0.1	AT28C64B-15TU	28T	(-40°C to 85°C)
			AT28C64B-15PU	28P6	

27.2 Die Products


Contact Atmel Sales for die sales options.

Package Type				
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)			
28P6	28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
28S	28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)			
28T	28-lead, Plastic Thin Small Outline Package (TSOP)			



28. Packaging Information

28.1 32J - PLCC



10/04/01

2325 Orchard Parkway San Jose, CA 95131 TITLE
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

E2

В

B1

е

12.471

0.660

0.330

and E1 include mold mismatch and are measured at the extreme

material condition at the upper or lower parting line.

3. Lead coplanarity is 0.004" (0.102 mm) maximum.

DRAWING NO. REV. 32J B

13.487

0.813


0.533


1.270 TYP


AT28C64B

14

28.2 28P6 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AB.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	4.826	
A1	0.381	_	_	
D	36.703	_	37.338	Note 2
E	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
еВ	15.494	_	17.526	
е				

09/28/01

REV.

AMEL

2325 Orchard Parkway San Jose, CA 95131 **TITLE 28P6**, 28-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)


DRAWING NO. 28P6

²6 B






28.3 28S - SOIC



28.4 28T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-183.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

(= : : : : : : : : : : : : : : : : : : :								
MIN	NOM	MAX	NOTE					
-	_	1.20						
0.05	_	0.15						
0.90	1.00	1.05						
13.20	13.40	13.60						
11.70	11.80	11.90	Note 2					
7.90	8.00	8.10	Note 2					
0.50	0.60	0.70						
(
0.17	0.22	0.27						
0.10	_	0.21						
(
	- 0.05 0.90 13.20 11.70 7.90 0.50	0.05 - 0.90 1.00 13.20 13.40 11.70 11.80 7.90 8.00 0.50 0.60 0.25 BASIC 0.17 0.22 0.10 -	- - 1.20 0.05 - 0.15 0.90 1.00 1.05 13.20 13.40 13.60 11.70 11.80 11.90 7.90 8.00 8.10 0.50 0.60 0.70 0.25 BASIC 0.17 0.22 0.27					

12/06/02 D. | **REV**.

<u>AIMEL</u>

2325 Orchard Parkway San Jose, CA 95131 **TITLE 28T**, 28-lead (8 x 13.4 mm) Plastic Thin Small Outline Package, Type I (TSOP)

DRAWING NO. 28T

С