## Features

- Single Supply for Read and Write: 2.7V to 5.5V
- Fast Read Access Time - $70 \mathrm{~ns}\left(\mathrm{~V}_{\mathrm{cc}}=2.7 \mathrm{~V}\right.$ to 3.6 V ); $55 \mathrm{~ns}\left(\mathrm{~V}_{\mathrm{cc}}=4.5 \mathrm{~V}\right.$ to 5.5 V$)$
- Internal Program Control and Timer
- Flexible Sector Architecture
- One 16K Bytes Boot Sector with Programming Lockout
- Two 8K Bytes Parameter Sectors
- Eight Main Memory Sectors (One 32K Bytes, Seven 64K Bytes)
- Fast Erase Cycle Time - 8 Seconds
- Byte-by-Byte Programming - $10 \boldsymbol{\mu}$ s/Byte Typical
- Hardware Data Protection
- DATA Polling or Toggle Bit for End of Program Detection
- Low Power Dissipation
- 20 mA Active Current
- $25 \mu \mathrm{~A}$ CMOS Standby Current for $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to 3.6 V
$-30 \mu \mathrm{~A}$ CMOS Standby Current for $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ to 5.5 V
- Minimum 100,000 Write Cycles


## AT49BV040B

## 1. Description

The AT49BV040B is a 2.7 V to 5.5 V in-system reprogrammable Flash Memory. Its 4 megabits of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers an access time of $70 \mathrm{~ns}\left(\mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to 3.6 V$)$ and an access time of $55 \mathrm{~ns}\left(\mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}\right.$ to 5.5 V$)$. The power dissipation over the industrial temperature range with $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V is 72 mW and is 110 mW with $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V .
When the device is deselected, the CMOS standby current is less than $30 \mu \mathrm{~A}$. To allow for simple in-system reprogrammability, the AT49BV040B does not require high input voltages for programming. Reading data out of the device is similar to reading from an EPROM; it has standard $\overline{C E}, \overline{O E}$, and $\overline{W E}$ inputs to avoid bus contention. Reprogramming the AT49BV040B is performed by erasing a sector of data and then programming on a byte by byte basis. The byte programming time is a fast $10 \mu \mathrm{~s}$. The end of a program or erase cycle can be optionally detected by the DATA polling or toggle bit feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 100,000 cycles.
The device is erased by executing a chip erase or a sector erase command sequence; the device internally controls the erase operations. The memory array of the AT49BV040B is organized into two 8 K byte parameter sectors, eight main memory sectors, and one boot sector.
The device has the capability to protect the data in the boot sector; this feature is enabled by a command sequence. The 16K-byte boot sector includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.
2. Pin Configurations

| Pin Name | Function |
| :--- | :--- |
| A0 - A18 | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{I} / \mathrm{O}-\mathrm{I} / \mathrm{O} 7$ | Data Inputs/Outputs |

## $2.1 \quad$ 32-lead PLCC Top View


2.2 32-lead VSOP or 32-lead TSOP Top View - Type 1


## 3. Block Diagram



## 4. Device Operation

### 4.1 Read

The AT49BV040B is accessed like an EPROM. When $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ are low and $\overline{\mathrm{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ is high. This dual-line control gives designers flexibility in preventing bus contention.

### 4.2 Command Sequences

When the device is first powered on, it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table. The command sequences are written by applying a low pulse on the $\overline{W E}$ or $\overline{C E}$ input with $\overline{C E}$ or $\overline{W E}$ low (respectively) and $\overline{O E}$ high. The address is latched on the falling edge of $\overline{C E}$ or $\overline{W E}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.
http://www.BDTIC.com/ATMEL
4.3 Erasure

Before a byte can be reprogrammed, it must be erased. The erased state of memory bits is a logical " 1 ". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase command.

### 4.3.1 Chip Erase

If the boot block lockout has been enabled, the Chip Erase function will erase Parameter Sector 1, Parameter Sector 2, Main Memory Sectors 1-8, but not the boot sector. If the Boot Sector Lockout has not been enabled, the Chip Erase function will erase the entire chip. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

### 4.3.2 Sector Erase

As an alternative to a full chip erase, the device is organized into sectors that can be individually erased. There are two 8 K -byte parameter sectors and eight main memory sectors. The 8 K -byte parameter sectors and the eight main memory sectors can be independently erased and reprogrammed. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30 H data input command is latched at the rising edge of $\overline{W E}$. The sector erase starts after the rising edge of $\overline{W E}$ of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion.

### 4.4 Byte Programming

Once the memory array is erased, the device is programmed (to a logical " 0 ") on a byte-by-byte basis. Please note that a data " 0 " cannot be programmed back to a " 1 "; only erase operations can convert " 0 "s to " 1 " $s$. Programming is accomplished via the internal device command register and is a 4-bus cycle operation (see "Command Definition Table" on page 7). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of $\overline{W E}$ or $\overline{C E}$, whichever occurs last, and the data latched on the rising edge of WE or $\overline{C E}$, whichever occurs first. Programming is completed after the specified $\mathrm{t}_{\mathrm{BP}}$ cycle time. The DATA polling or toggle bit feature may also be used to indicate the end of a program cycle.

### 4.5 Boot Sector Programming Lockout

The device has one designated sector that has a programming lockout feature. This feature prevents programming of data in the designated sector once the feature has been enabled. The size of the sector is 16 K bytes. This sector, referred to as the boot sector, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot sector's usage as a write protected region is optional to the user. The address range of the boot sector is 00000 to 03FFF.

Once the feature is enabled, the data in the boot sector can no longer be erased or programmed. Data in the main memory and parameter sectors can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. See "Command Definition Table" on page 7.

### 4.5.1 Boot Sector Lockout Detection

A software method is available to determine if programming of the boot sector is locked out. When the device is in the software product identification mode (see Software Product Identification Entry/Exit on page 15) a read from address location 00002 H will show if programming the boot sector is locked out. If the data on I/OO is low, the boot sector can be programmed; if the data on $\mathrm{I} / \mathrm{OO}$ is high, the program lockout feature has been activated and the sector cannot be programmed. The software product identification code should be used to return to standard operation.

### 4.6 Product Identification

The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.
For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

### 4.7 Data Polling

The AT49BV040B features DATA polling to indicate the end of a program or erase cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the erase operation is completed, a " 1 " will be read from I/O7. The Data Polling status bit must be used in conjunction with the erase/program status bit as shown in the algorithm in Figure 4-1 on page 6.

### 4.8 Toggle Bit

In addition to DATA polling, the AT49BV040B provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle. The toggle bit status bit should be used in conjunction with the erase/program status bit shown in the algorithm in Figure 4-2 on page 6.

### 4.9 Erase/Program Status Bit

The device offers a status bit on I/O5, which indicates whether the program or erase operation has exceeded a specified internal pulse count limit. If the status bit is a " 1 ", the device is unable to verify that an erase or a byte program operation has been successfully performed. If a program (Sector Erase) command is issued to the boot sector and the boot sector programming lockout feature is enabled, the boot sector will not be programmed (erased), and the device will go into the read mode. Once the erase/program status bit has been set to a " 1 ", the system must write the Product ID Exit command to return to the read mode. The erase/program status bit is a " 0 " while the erase or program operation is still in progress.

### 4.10 Hardware Data Protection

Hardware features protect against inadvertent programs to the AT49BV040B in the following ways: (a) $\mathrm{V}_{\mathrm{cc}}$ sense: if $\mathrm{V}_{\mathrm{cc}}$ is below 1.8 V (typical), the program function is inhibited. (b) Program inhibit: holding any one of OE low, $\overline{\mathrm{CE}}$ high or WE high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}}$ inputs will not initiate a program cycle.

Figure 4-1. $\overline{\text { Data Polling Algorithm }}$


Notes: 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
2. $\mathrm{I} / \mathrm{O}$ should be rechecked even if $\mathrm{I} / \mathrm{O}=$ " 1 " because I/O7 may change simultaneously with I/O5.

Figure 4-2. Toggle Bit Algorithm


Note: 1. The system should recheck the toggle bit even if I/O5 = "1" because the toggle bit may stop toggling as I/O5 changes to " 1 ".

## 5. Command Definition Table

| Command <br> Sequence | Bus <br> Cycles | 1st Bus <br> Cycle |  | 2nd Bus <br> Cycle |  | 3rd Bus <br> Cycle |  | 4th Bus <br> Cycle |  | 5th Bus <br> Cycle |  | 6th Bus <br> Cycle |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |  |
|  | 6 | Dout |  |  |  |  |  |  |  |  |  |  |  |
| Sector Erase | 6 | 555 | AA | AAA $^{(2)}$ | 55 | 555 | 80 | 555 | AA | AAA | 55 | 555 | 10 |
| Byte Program | 4 | 555 | AA | AAA | 55 | 555 | 80 | 555 | AA | AAA | 55 | SA $^{(5)}$ | 30 |
| Boot Sector Lockout ${ }^{(3)}$ | 6 | 555 | AA | AAA | 55 | 555 | 80 | 555 | AA | AAA | 55 | 555 | 40 |
| Product ID Entry | 3 | 555 | AA | AAA | 55 | 555 | 90 |  |  |  |  |  |  |
| Product ID Exit ${ }^{(4)}$ | 3 | 555 | AA | AAA | 55 | 555 | F0 |  |  |  |  |  |  |
| Product ID Exit ${ }^{(4)}$ | 1 | XXX | F0 |  |  |  |  |  |  |  |  |  |  |

Notes: 1. The DATA FORMAT in each bus cycle is as follows: $\mathrm{I} / \mathrm{O} 7-\mathrm{I} / \mathrm{O} 0(\mathrm{Hex})$. The address format in each bus cycle is as follows: A11-A0 (Hex); A11 - A18 (don't care).
2. Since A11 is don't care, AAA can be replaced with $2 A A$.
3. The 16 K byte boot sector has the address range 00000 H to $03 F F F H$.
4. Either one of the Product ID Exit commands can be used.
5. $\mathrm{SA}=$ sector addresses:

SA $=00000$ to 03FFF for BOOT SECTOR
SA $=04000$ to 05FFF for PARAMETER SECTOR 1
SA $=06000$ to 07FFF for PARAMETER SECTOR 2
SA $=08000$ to FFFF for MAIN MEMORY ARRAY SECTOR 1
SA $=10000$ to 1FFFF for MAIN MEMORY ARRAY SECTOR 2
SA $=20000$ to 2FFFF for MAIN MEMORY ARRAY SECTOR 3
SA $=30000$ to 3FFFF for MAIN MEMORY ARRAY SECTOR 4
SA $=40000$ to 4 FFFFF for MAIN MEMORY ARRAY SECTOR 5
SA $=50000$ to 5FFFF for MAIN MEMORY ARRAY SECTOR 6
SA $=60000$ to 6FFFF for MAIN MEMORY ARRAY SECTOR 7
SA $=70000$ to 7FFFF for MAIN MEMORY ARRAY SECTOR 8

## 6. Absolute Maximum Ratings*

| Temperature Under Bias............................ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- |
| Storage Temperature ................................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| All Input Voltages |
| (including NC Pins) |
| with Respect to Ground ................................. -0.6 V to +6.25 V |
| All Output Voltages |
| with Respect to Ground ............................ 0.6 V to $\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$ |
| Voltage on A9 |
| with Respect to Ground ................................. -0.6 V to +10.0 V |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
7. Sector Address Table

| Sector | Sector Size | Sector Address Range |
| :--- | :---: | :---: |
| Boot Sector | 16 K Bytes | $00000-03 F F F$ |
| Parameter Sector 1 | 8 K Bytes | $04000-05 F F F$ |
| Parameter Sector 2 | 8 K Bytes | $06000-07 \mathrm{FFF}$ |
| Main Memory Sector 1 | 32K Bytes | $08000-0 F F F F$ |
| Main Memory Sector 2 | 64 K Bytes | $10000-1 \mathrm{FFFF}$ |
| Main Memory Sector 3 | 64 K Bytes | $20000-2 F F F F$ |
| Main Memory Sector 4 | 64 K Bytes | $30000-3 F F F F$ |
| Main Memory Sector 5 | 64 K Bytes | $40000-4 F F F F$ |
| Main Memory Sector 6 | 64 K Bytes | $50000-5 F F F F$ |
| Main Memory Sector 7 | 64 K Bytes | $60000-6 F F F F$ |
| Main Memory Sector 8 | 64 K Bytes | $70000-7 F F F F$ |

## 8. DC and AC Operating Range

| AT49BV040B |  |  |
| :--- | :--- | :---: |
| Operating Temperature (Case) | Ind. | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $2.7 \mathrm{~V}-3.6 \mathrm{~V}$ or 4.5 V to 5.5 V |  |

## 9. Operating Modes



Notes: 1. X can be $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$.
2. Refer to $A C$ Programming Waveforms.
3. $\mathrm{V}_{\mathrm{H}}=9.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
4. Manufacturer Code: 1FH, Device Code: 13H. Additional Device Code: 10 H is read from address 0003 H .
5. See details under Software Product Identification Entry/Exit on page 15.

## 10. DC Characteristics

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to 3.6 V |  |  | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ to 5.5 V |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{1 / \mathrm{O}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB } 1}$ | $\mathrm{V}_{\text {CC }}$ Standby Current CMOS | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | 15 | 25 |  | 25 | 30 | $\mu \mathrm{A}$ |
| $\mathrm{ICC}^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}$ Active Current | $\mathrm{f}=5 \mathrm{MHz} ; \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA}$ |  | 15 | 20 |  | 15 | 20 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ |  |  | $0.1 \mathrm{~V}_{\mathrm{Cc}}$ | v |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}^{\text {= }}$-400 $\mu \mathrm{A}$ | 2.4 |  |  | 2.4 |  |  | V |

Note: 1. In the erase mode, $I_{C C}$ is 15 mA .
11. AC Read Characteristics

| Symbol | Parameter | 2.7V to 3.6V |  | 4.5 V to 5.5V |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {ACC }}$ | Address to Output Delay |  | 70 |  | 55 | ns |
| $t_{C E}{ }^{(1)}$ | $\overline{\mathrm{CE}}$ to Output Delay |  | 70 |  | 55 | ns |
| $\mathrm{t}_{\mathrm{OE}}{ }^{(2)}$ | $\overline{\text { OE }}$ to Output Delay | 0 | 35 | 0 | 15 | ns |
| $\mathrm{t}_{\mathrm{DF}}{ }^{(3)(4)}$ | $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ to Output Float | 0 | 25 | 0 | 25 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ or Address, whichever occurred first | 0 |  | 0 |  | ns |

12. AC Read Waveforms
(1)(2)(3)(4)


Notes: 1. $\overline{\mathrm{CE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{CE}}$ after the address transition without impact on $\mathrm{t}_{\mathrm{ACC}}$.
2. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{CE}}-\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{CE}}$ or by $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$ after an address change without impact on $t_{\text {ACc }}$.
3. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$ whichever occurs first (CL $\left.=5 \mathrm{pF}\right)$.
4. This parameter is characterized and is not $100 \%$ tested.

## 13. Input Test Waveform and Measurement Level


$\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}<5 \mathrm{~ns}$

## 14. Output Load Test



## 15. Pin Capacitance

$\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}=25^{\circ} \mathrm{C}^{(1)}$

| Symbol | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | 8 | 12 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Note: 1. This parameter is characterized and is not $100 \%$ tested.

16. AC Byte Load Characteristics

| Symbol | Parameter | 2.7V to 3.6V |  | 4.5 V to 5.5 V |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {AS }}, \mathrm{t}_{\text {OES }}$ | Address, $\overline{\text { OE Set-up Time }}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Set-up Time | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Chip Select Hold Time | 0 |  | 0 |  | ns |
| $t_{\text {WP }}$ | Write Pulse Width ( $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}}$ ) | 30 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}, \mathrm{t}_{\text {OEH }}$ | Data, $\overline{\text { OE Hold Time }}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WPH }}$ | Write Pulse Width High | 20 |  | 20 |  | ns |

## 17. AC Byte Load Waveforms

## 17.1 $\overline{\text { WE Controlled }}$



## 17.2 $\overline{\mathrm{CE}}$ Controlled



## 18. Program Cycle Characteristics

| Symbol | Parameter | 2.7V to 3.6V and 4.5V to 5.5 V |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{BP}}$ | Byte Programming Time |  | 10 | 120 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {AS }}$ | Address Set-up Time | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  |  | ns |
| $\mathrm{t}_{\text {WP }}$ | Write Pulse Width | $30^{(1)}$ |  |  | ns |
| $\mathrm{t}_{\text {WPH }}$ | Write Pulse Width High | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{EC}}$ | Chip Erase Cycle Time |  | 8 |  | seconds |
| $\mathrm{t}_{\text {SEC }}$ | Main Sector Erase Cycle Time |  | 900 |  | ms |

Note: 1. 20 ns for $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V .

## 19. Program Cycle Waveforms



## 20. Sector or Chip Erase Cycle Waveforms



Notes: 1. $\overline{\mathrm{OE}}$ must be high only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}$ are both low.
2. For chip erase, the address should be 555. For sector erase the address depends on what sector is to be erased. (See note 5 under "Command Definition Table" on page 7.)
3. For chip erase, the data should be 10 H . For sector erase, the data should be 30 H .


## 21. Data Polling Characteristics

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 10 |  |  |
| $\mathrm{t}_{\text {OEH }}$ | OE Hold Time | 10 |  | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\text { OE to Output Delay }}{ }^{(2)}$ |  |  | ns |
| $\mathrm{t}_{\text {OEHP }}$ | OE High Pulse | 50 |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See $t_{\mathrm{OE}}$ spec in AC Read Characteristics.

## 22. $\overline{\text { Data }}$ Polling Waveforms



## 23. Toggle Bit Characteristics

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {DH }}$ | Data Hold Time | 10 |  |  |
| $\mathrm{t}_{\text {OEH }}$ | OE Hold Time | 10 |  | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\text { OE to Output Delay }}{ }^{(2)}$ |  |  | ns |
| $\mathrm{t}_{\text {OEHP }}$ | $\overline{\text { OE High Pulse }}$ | 50 |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See $t_{\mathrm{OE}}$ spec in AC Read Characteristics.

## 24. Toggle Bit Waveforms ${ }^{(1)(2)(3)}$



Notes: 1. Toggling either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ or both $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ will operate toggle bit. The $\mathrm{t}_{\mathrm{OEHP}}$ specification must be met by the toggling input(s).
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.

## 25. Software Product Identification Entry ${ }^{(1)}$



## 26. Software Product Identification

 Exit ${ }^{(1)}$

OR

27. Boot Block Lockout Feature Enable Algorithm ${ }^{(1)}$


Notes: 1. Data Format: I/O7-1/O0 (Hex); Address Format: A11 - A0 (Hex).
2. Boot block lockout feature enabled.

Notes: 1. Data Format: I/O7-l/O0 (Hex); Address Format: A11-A0 (Hex).
2. $\mathrm{A} 1-\mathrm{A} 18=\mathrm{V}_{\mathrm{IL}}$

Manufacture Code is read for $A 0=V_{I L}$;
Device Code is read for $A 0=V_{I H}$.
Additional Device Code is read for address 0003H
3. The device does not remain in identification mode if powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code: 1FH

Device Code: 13H. Additional Device Code: 10H.

## 28. Ordering Information

### 28.1 Green Package (Pb/Halide-free)

| $\mathrm{I}_{\text {cc }}(\mathrm{mA})$ <br> Active | Ordering Code | Package | Operation Range |
| :---: | :--- | :--- | :--- |
| 20 | AT49BV040B-JU | 32 J | Industrial |
|  | AT49BV040B-TU | 32 T | $\left(-40^{\circ}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
|  | AT49BV040B-VU | 32 V |  |

Package Type

| 32J | 32-lead, Plastic, J-leaded Chip Carrier Package (PLCC) |
| :--- | :--- |
| 32T | 32-lead, Thin Small Outline Package (TSOP) |
| 32V | 32-lead, Thin Small Outline Package (VSOP) |

## 29. Packaging Information

### 29.1 32J - PLCC



Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE.
2. Dimensions D1 and E1 do not include mold protrusion.

Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
3 . Lead coplanarity is $0.004^{\prime \prime}(0.102 \mathrm{~mm})$ maximum.
COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | 3.175 | - | 3.556 |  |
| A1 | 1.524 | - | 2.413 |  |
| A2 | 0.381 | - | - |  |
| D | 12.319 | - | 12.573 |  |
| D1 | 11.354 | - | 11.506 | Note 2 |
| D2 | 9.906 | - | 10.922 |  |
| E | 14.859 | - | 15.113 |  |
| E1 | 13.894 | - | 14.046 | Note 2 |
| E2 | 12.471 | - | 13.487 |  |
| B | 0.660 | - | 0.813 |  |
| B1 | 0.330 | - | 0.533 |  |
| e | 1.270 TYP |  |  |  |

10/04/01

## TITLE

32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO. 32J
http://www.BDTIC.com/ATMEL
29.2 32T - TSOP


Notes: 1. This package conforms to JEDEC reference MO-142, Variation BD.
2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on $E$ is 0.15 mm per side and on D 1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.


COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 19.80 | 20.00 | 20.20 |  |
| D1 | 18.30 | 18.40 | 18.50 | Note 2 |
| E | 7.90 | 8.00 | 8.10 | Note 2 |
| L | 0.50 | 0.60 | 0.70 |  |
| L1 | 0.25 BASIC |  |  |  |
| b | 0.17 | 0.22 | 0.27 |  |
| c | 0.10 | - | 0.21 |  |
| e | 0.50 BASIC |  |  |  |

10/18/01


### 29.3 32V - VSOP



Notes: 1. This package conforms to JEDEC reference MO-142, Variation BA.
2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on $E$ is 0.15 mm per side and on D 1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.
3. Lead coplanarity is 0.10 mm maximum.

COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 13.80 | 14.00 | 14.20 |  |
| D1 | 12.30 | 12.40 | 12.50 | Note 2 |
| E | 7.90 | 8.00 | 8.10 | Note 2 |
| L | 0.50 | 0.60 | 0.70 |  |
| L1 | 0.25 BASIC |  |  |  |
| b | 0.17 | 0.22 | 0.27 |  |
| c | 0.10 | - | 0.21 |  |
| e | 0.50 BASIC |  |  |  |

10/18/01

http://www.BDTIC.com/ATMEL

## 30. Revision History

| Revision No. | History |
| :--- | :--- |
| Revision A - Sept. 2005 | • Initial Release |
| Revision B - April 2006 | • Combined the 3V and 5V part into one datasheet (BV). |
|  | • Removed the speed of the part form the ordering information table. |
|  | $\bullet \quad$ Changed the address hold time to 20 ns. |

