


## M27C2001

## 2 Mbit (256Kb x 8) UV EPROM and OTP EPROM

## Features

- 5V ± 10% supply voltage in Read operation
- Access time: 55ns
- Low power consumption:
  - Active Current 30mA at 5MHz
  - Standby Current 100µA
- Programming voltage: 12.75V ± 0.25V
- Programming time: 100µs/word
- Electronic signature
  - Manufacturer Code: 20h
  - Device Code: 61h
- Packages
  - ECOPACK<sup>®</sup> packages available.



# www.BDTIC.com/ST

## Contents

1	Sum	mary description
2	Devi	ce operation
	2.1	Read Mode
	2.2	Standby Mode
	2.3	Two Line Output Control
	2.4	System Considerations
	2.5	Programming
	2.6	PRESTO II Programming Algorithm 9
	2.7	Program Inhibit
	2.8	Program Verify
	2.9	Electronic Signature
	2.10	Erasure operation (applies to UV EPROM) 10
3		mum ratings
4	DC	WWaraners T. I.C. COM/ST 13
5	Pack	age mechanical data 19
6	Part	numbering scheme 23
7	Revis	sion history



## List of tables

Table 1.	Signal Names
Table 2.	Operating Modes
Table 3.	Electronic Signature
Table 4.	Absolute Maximum Ratings
Table 5.	AC Measurement conditions
Table 6.	Capacitance (T <sub>A</sub> = 25°C, f = 1 MHz)13
Table 7.	Read Mode DC Characteristics
	$(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 5\% \text{ or } 5\text{V} \pm 10\%; V_{PP} = V_{CC}) \dots 14$
Table 8.	Programming Mode DC Characteristics
	$(T_A = 25^{\circ}C; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)$
Table 9.	Read Mode AC Characteristics
	$(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 5\% \text{ or } 5\text{V} \pm 10\%; V_{PP} = V_{CC}) \dots 15$
Table 10.	Read Mode AC Characteristics
Table 11.	Programming Mode AC Characteristics
	$(T_A = 25^{\circ}C; V_{CC} = 6.25 \pm 0.25V; V_{PP} = 12.75 \pm 0.25V) \dots 17$
Table 12.	FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Mechanical Data 19
Table 13.	PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Mechanical Data
Table 14.	PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data
Table 15.	TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Mechanical Data 22
Table 16.	Ordering Information Scheme
Table 17.	Document revision history



## List of figures

Figure 1.	Logic Diagram	5
Figure 2.	DIP Connections	6
Figure 3.	LCC Connections	6
Figure 4.	TSOP Connections	7
Figure 5.	Programming Flowchart	9
Figure 6.	AC Testing Input Output Waveform 1	3
Figure 7.	AC Testing Load Circuit	4
Figure 8.	Read Mode AC Waveforms 1	7
Figure 9.	Programming and Verify Modes AC Waveforms 1	8
Figure 10.	FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Outline 1	9
Figure 11.	PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Outline	0
Figure 12.	PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline	1
Figure 13.	TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline	2



## 1 Summary description

The M27C2001 is a high speed 2 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large programs and is organized as 262,144 by 8 bits.

The FDIP32W (window ceramic frit-seal package) has a transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C2001 is offered in PDIP32, PLCC32 and TSOP32 (8 x 20 mm) packages.

In order to meet environmental requirements, ST offers the M27C2001 in ECOPACK<sup>®</sup> packages.

ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Figure 1. Logic Diagram

Table 1.	Signal Names
----------	--------------


A0-A17	Address Inputs
Q0-Q7	Data Outputs
E	Chip Enable
G	Output Enable
<u>व</u>	Program
V <sub>PP</sub>	Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground



0				
Vpp (	1	$\overline{}$	32	₽vcc
A16 [			31	] P
A15 [	3		30	] A17
A12 [	4		29	] A14
A7 [	5		28	] A13
A6 [	6		27	] A8
A5 [	7		26	] A9
A4 [	8	M0700004	25	] A11
A3 [	9	M27C2001	24	1 <sub>G</sub>
A2 [				] A10
A1 [	11		22	þĒ
A0 [	12	2	21	] Q7
Q0 [	13	}	20	] Q6
Q1 [	14	ļ	19	] Q5
Q2 [	15	5	18	] Q4
Vss 🛙	16	5	17	] Q3
			00717	- ,

Figure 2. DIP Connections





57




Figure 4. TSOP Connections

# www.BDTIC.com/ST



## 2 Device operation

The operating modes of the M27C2001 are listed in the *Table 2*. A single power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and 12V on A9 for Electronic Signature.

#### 2.1 Read Mode

The M27C2001 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time ( $t_{AVQV}$ ) is equal to the delay from  $\overline{E}$  to output ( $t_{ELQV}$ ). Data is available at the output after a delay of  $t_{GLQV}$  from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

### 2.2 Standby Mode

The M27C2001 has a standby mode which reduces the supply current from 30mA to 100 $\mu$ A. The M27C2001 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.

# 2.3 Two Live Outper Control C COM/ST

Because EPROM devices are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a) the lowest possible memory power dissipation,
- b) complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

### 2.4 System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of  $\overline{E}$ . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between  $V_{CC}$  and  $V_{SS}$ . This should



51


be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 $\mu$ F bulk electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

#### 2.5 Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C2001 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27C2001 is in the programming mode when  $V_{PP}$  input is at 12.75V,  $\overline{E}$  is at  $V_{IL}$  and  $\overline{P}$  is pulsed to  $V_{IL}$ . The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.  $V_{CC}$  is specified to be 6.25 ± 0.25V.

### 2.6 PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 26.5 seconds. Programming with PRESTO II consists of applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see *Figure 5*). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the neder same rangin to each programmed cell.



### 2.7 **Program Inhibit**

Programming of multiple M27C2001s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C2001 may be common. A TTL low level pulse applied to a M27C2001's  $\overline{P}$  input, with  $\overline{E}$  low and V<sub>PP</sub> at 12.75V, will program that M27C2001. A high level  $\overline{E}$  input inhibits the other M27C2001s from being programmed.

### 2.8 Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{E}$  and  $\overline{G}$  at V<sub>IL</sub>,  $\overline{P}$  at V<sub>IH</sub>, V<sub>PP</sub> at 12.75V and V<sub>CC</sub> at 6.25V.

### 2.9 Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the  $25 \pm 5^{\circ}$ C ambient temperature range that is required when programming the M27C2001. To activate the ES mode, the programming equipment must force 11.5 to 12.5V on address line A9 of the M27C2001 with V<sub>PP</sub> = V<sub>CC</sub> = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Electronic Signature mode. Byte 0 (A0 = V<sub>IL</sub>) represents the manufacturer code and byte 1 (A0 = V<sub>H</sub> the civic - identifier code. For the ST dicroelectronics M270/2017 trese two identifier Lytes are given in *Table*, and can be lead-out on outputs Q7 to Q0.

### 2.10 Erasure operation (applies to UV EPROM)

The erasure characteristics of the M27C2001 are such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27C2001 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C2001 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C2001 window to prevent unintentional erasure. The recommended erasure procedure for the M27C2001 is exposure to short wave ultraviolet light which has wavelength of 2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15W-s/cm2. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000µW/cm2 power rating. The M27C2001 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

57

Mode	Ē	G	P	A9	V <sub>PP</sub>	Q7-Q0
Read	V <sub>IL</sub>	V <sub>IL</sub>	Х	Х	$\rm V_{CC}$ or $\rm V_{SS}$	Data Out
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	$\rm V_{CC}$ or $\rm V_{SS}$	Hi-Z
Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> Pulse	Х	V <sub>PP</sub>	Data In
Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>PP</sub>	Data Out
Program Inhibit	V <sub>IH</sub>	Х	Х	Х	V <sub>PP</sub>	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	$\rm V_{CC}$ or $\rm V_{SS}$	Hi-Z
Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>CC</sub>	Codes

Table 2. Operating Modes

Note:

### $X = V_{IH} \text{ or } V_{IL}, V_{ID} = 12 \pm 0.5 V.$

#### Table 3. Electronic Signature

ldentifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V <sub>IL</sub>	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	1	1	0	0	0	0	1	61h

# www.BDTIC.com/ST



## 3 Maximum ratings

Except for the rating "Operating Temperature Range", stresses above those listed in the *Table 4* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature <sup>(1)</sup>	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltage (except A9)	-2 to 7	V
V <sub>CC</sub>	Supply Voltage	-2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	-2 to 14	V

Table 4. Absolute Maximum Ratings

1. Depends on range.

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is  $V_{CC}$  +0.5V with possible overshoot to  $V_{CC}$  +2V for a period less than 20ns.

www.BDTIC.com/ST



57

## 4 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 5*, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.


#### Table 5. AC Measurement conditions


	High Speed	Standard
Input Rise and Fall Times	≤10ns	⊴20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V


### Table 6. Capacitance <sup>(1)</sup> ( $T_A = 25^{\circ}C$ , f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

1. Sampled only, not 100% tested







#### Table 7. Read Mode DC Characteristics <sup>(1)</sup>

(1)	70°C or -40 to 85°C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 1$	$0\%; V_{PP} = V_{CC})$
-----	--	-------------------------

Symbol	Parameter	Test Condition	Min	Max	Unit
Ι <sub>LI</sub>	Input Leakage Current	0V ≤V <sub>IN</sub> ≤V <sub>CC</sub>		±10	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤V <sub>OUT</sub> ≤V <sub>CC</sub>		±10	μA
I <sub>CC</sub>	Supply Current BD	$\overline{E} = V_{IL}, \overline{G} = \underbrace{V}_{IL}, \overline{H}_{IL}, \overline{H}, \overline{H}_{IL}, \overline{H}_{IL}, \overline{H}_{IL}, H$	1/S1	30	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$		100	μA
I <sub>PP</sub>	Program Current	$V_{PP} = V_{CC}$		10	μA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
	Output High Voltage CMOS	I <sub>OH</sub> = −100μA	$V_{CC} - 0.7V$		V

1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

2. Maximum DC voltage on Output is  $\rm V_{CC}$  +0.5V.



Table 8.	Programming Mode	DC Characteristics <sup>(1)</sup>

 $(T_A = 25^{\circ}C; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)$ 

Symbol	Parameter	meter Test Condition		Мах	Unit
ILI	Input Leakage Current	0 ≤V <sub>IN</sub> ≤V <sub>IH</sub>		±10	μA
I <sub>CC</sub>	Supply Current			50	mA
I <sub>PP</sub>	Program Current	$\overline{E} = V_{IL}$		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

#### Table 9. Read Mode AC Characteristics <sup>(1)</sup>

$(T_A = 0 \text{ to } 70^\circ \text{C or } -40 \text{ to } 30^\circ \text{C})$	85°C: V_c_ = 5V ± 5% or 5	$V \pm 10\%$ ; VPP = Vcc)
		1 = 10, 0, 1 = 100

							M27C2	001	00			
Symbol	Alt	Parameter	Test Condition	-55	(2)	-7	70	-8	30	-9	90	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Cuinu Valo			55	С	70 <b>ON</b>	n/	S		90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	<u>G</u> = V <sub>IL</sub>		55		70		80		90	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		30		35		40		40	ns
t <sub>EHQZ</sub> <sup>(3)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	0	30	ns
t <sub>GHQZ</sub> <sup>(3)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	Ē = V <sub>IL</sub>	0	30	0	30	0	30	0	30	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{\overline{E}} = V_{IL},$ $\overline{G} = V_{IL}$	0		0		0		0		ns

1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. In case of 55ns speed see High Speed AC measurement conditions.

3. Sampled only, not 100% tested.




				M27C2001						
Symbol	Alt	Parameter Test Condition		-10 -12			-15/-20/-25		Unit	
				Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$		100		120		150	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120		150	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	Ē = V <sub>IL</sub>		50		50		60	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	40	0	50	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	Ē = V <sub>IL</sub>	0	30	0	40	0	50	ns
t <sub>AXQX</sub>	t <sub>ОН</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0	0-	0		ns
1. V. m.	. $V_{PP}$ and removed sin ultraneously or after $V_{PP}$ .									

Table 10.	Read Mode AC Characteristics <sup>(1)</sup>
Table IV.	Nead Mode AC Characteristics


 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 5\% \text{ or } 5\text{V} \pm 10\%; V_{PP} = V_{CC})$ 

2. Sampled only, not 100% tested.

57



#### Figure 8. **Read Mode AC Waveforms**



Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVPL</sub>	t <sub>AS</sub>	Address Valid to Program Low				μs
t <sub>QVPL</sub>	t <sub>D</sub> ç	Vipul Velid to Frogram Lov	DM7.	2		μs
t <sub>VPHPL</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Program Low		2		μs
t <sub>VCHPL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Program Low		2		μs
t <sub>ELPL</sub>	t <sub>CES</sub>	Chip Enable Low to Program Low		2		μs
t <sub>PLPH</sub>	t <sub>PW</sub>	Program Pulse Width		95	105	μs
t <sub>PHQX</sub>	t <sub>DH</sub>	Program High to Input Transition		2		μs
t <sub>QXGL</sub>	t <sub>OES</sub>	Input Transition to Output Enable Low		2		μs
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DFP</sub>	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns

1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

2. Sampled only, not 100% tested.







Figure 9. Programming and Verify Modes AC Waveforms

# www.BDTIC.com/ST




## 5 Package mechanical data

inches mm Symbol Min Min Тур Max Тур Max А 5.72 0.225 A1 0.51 1.40 0.020 0.055 A2 3.91 4.57 0.154 0.180 A3 3.89 4.50 0.153 0.177 В 0.41 0.56 0.016 0.022 B1 1.45 0.057 С 0.23 0.30 0.009 0.012 D 41.73 42.04 1.643 1.655 D2 38.10 — \_ 1.500 — — Ε 15.24 0.600 \_ \_\_\_\_ \_\_\_\_ \_\_\_\_ E1 13.06 13.36 0.514 0.526 2.54 0.100 е eА 14.99 \_ \_ 0.590 \_ \_\_\_\_ eВ 16.18 18.03 0.637 0.710 L 3.18 0.125 S 1 50 0.060 0.098 2.49 9 7.11 260 17 4° 11° ά Ν 32 32








1. Drawing is not to scale.

Symbol		mm			inches	
Symbol	Тур	Min	Мах	Тур	Min	Мах
А		—	5.08		—	0.200
A1		0.38	—		0.015	—
A2		3.56	4.06		0.140	0.160
В		0.38	0.51		0.015	0.020
B1	1.52	_	—	0.060	—	_
С		0.20	0.30		0.008	0.012
D		41.78	42.04		1.645	1.655
D2	38.10	_	—	1.500	—	_
E	15.24	_	—	0.600	—	_
E1		13.59	13.84		0.535	0.545
e1	2.54	—	—	0.100	—	—
eA	15.24	—	—	0.600	—	—
eB		15.24	17.78		0.600	0.700
L		3.18	3.43		0.125	0.135
S		1.78	2.03		0.070	0.080
α		0°	10°		0°	10°
N		32			32	·

 Table 13.
 PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Mechanical Data






1. Drawing is not to scale.



Symbol		millimeters		inches				
Symbol -	Тур	Min	Max	Тур	Min	Мах		
А		2.54	3.56		0.100	0.140		
A1		1.52	2.41		0.060	0.095		
A2		0.38			0.015			
В		0.33	0.53		0.013	0.021		
B1		0.66	0.81		0.026	0.032		
D		12.32	12.57		0.485	0.495		
D1		11.35	11.56		0.447	0.455		
D2		9.91	10.92		0.390	0.430		
е	1.27			0.050				
E		14.86	15.11		0.585	0.595		
E1		13.89	14.10		0.547	0.555		
E2		12.45	13.46		0.490	0.530		
F		0.00	0.25		0.000	0.010		
R	0.89			0.035				
N		32	1		32	1		
Nd		7			7			
Ne		9			9			
CP			0.10		OT	0.004		

 Table 14.
 PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data


Figure 12. FLCC32 2 lend Plastic Lended Chip Carrier, Fackage Outline




1. Drawing is not to scale.

Symb		mm				
Symb	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.007
A2		0.95	1.05		0.037	0.041
В		0.15	0.27		0.006	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
Е		7.90	8.10		0.311	0.319
е	0.50	_	_	0.020	_	—
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
Ν		32	•		32	•
СР			0.10			0.004

Table 15.TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package<br/>Mechanical Data





1. Drawing is not to scale.



## 6 Part numbering scheme

#### Table 16. **Ordering Information Scheme** Example: M27C2001 -55 X С TR 1 **Device Type** M27 **Supply Voltage** C = 5V**Device Function** 2001 = 2 Mbit (256Kb x 8) <u>Spe</u>ed $-55^{(1)} = 55$ ns - 70 = 70 ns - 80 = 80 ns - 90 = 90 ns - 10 = 100 ns Not For New Design (2) - 12 = 120 ns - 15 = 150 ns - 20 = 200 ns .BDTIC.com/S – 25 = 250 ns V<sub>CC</sub> Tolerance $X = \pm 5\%$ $blank = \pm 10\%$ Package F = FDIP32WB = PDIP32 C = PLCC32N = TSOP32: 8 x 20 mm **Temperature Range** 1 = 0 to $70^{\circ}C$ 6 = -40 to $85^{\circ}C$ Options

TR = Tape & Reel Packing

1. High Speed, see AC Characteristics section for further information.

2. These speeds are replaced by the 100ns.

For a list of available options (Speed, Package, etc....) or for further information on any aspect of this de-vice, please contact the STMicroelectronics Sales Office nearest to you.

## 7 Revision history

#### Table 17. Document revision history

Date	Revision	Changes
June 1998	1	First Issue.
20-Sep-2000	2	AN620 Reference removed.
29-Nov-2000	3	PLCC codification changed (Table 14).
10-May-2006	10-May-2006       4       Structure modified, ECOPACK text added. LCCC32W package and the additional burn-in option (X) from Ordering information scheme removed.	

# www.BDTIC.com/ST

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TELMS AND CONDITIONS OF SALL ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

57