

# M48T08 M48T08Y, M48T18

# 5V, 64Kbit (8 Kb x 8) TIMEKEEPER® SRAM

#### **Features**

- Integrated ultra low power sram, real time clock, power-fail control circuit, and battery
- BYTEWIDE™ RAM-like clock access
- BCD coded year, month, day, date, hours, minutes, and seconds
- Typical clock accuracy of ±1 minute a month, at 25°C
- Automatic power-fail chip deselect and write protection
- Write protect

V<sub>PFD</sub> = Power-fail deselect voltage):

- M48T08:  $V_{CC} = 4.75$  to 5.5V


M48T18/T08Y: V<sub>CC</sub> = 4.5 to p.

 $4.5V \le V_{PFD} \le 4.75V$ 

CAPHAT™ dip package



- accuracy applicationsSelf-contained battery and crystal in the
- Packaging includes a 28-lead SOIC and SNAPHAT<sup>®</sup> top (to be ordered separately)
- SOIC package provides direct connection for a snaphat top which contains the battery and crystal
- Pin and function compatible with DS1643 and JEDEC standard 8K x8 SRAMs
- RoHS compliant
  - Lead-free second level interconnect





#### **Contents**

Summary description	5
Operation modes	8
Read mode	8
Write mode	10
Data retention mode	12
Power-fail interrupt pin	13
Clock operations	14
Reading the clock	14
Setting the clock	14
Stopping and starting the oscillator	15
Calibrating the clock	15
V <sub>CC</sub> noise and negative going transients	17
Maximum ratingBDT I C	19
DC and AC parameters	20
Package mechanical data	23
Part numbering	27
Revision history	29

#### List of tables

Table 1.	Signal names	6
Table 2.	Operating modes	8
Table 3.	Read mode AC characteristics	10
Table 4.	Write mode AC characteristics	12
Table 5.	Register map	15
Table 6.	Absolute maximum ratings	19
Table 7.	Operating and AC measurement conditions	20
Table 8.	Capacitance	20
Table 9.	DC characteristics	21
Table 10.	Power down/up AC characteristics	22
Table 11.	Power down/up trip points DC characteristics	22
Table 12.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package mechanical data	23
Table 13.	SOH28 – 28-lead plastic SO, 4-socket battery SNAPHAT, package mech. data	24
Table 14.	SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package mech. data	25
Table 15.	SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package mech data	26
Table 16.	Ordering information scheme	27
Table 17.	SNAPHAT battery table	28
Table 18.	Document revision history	29

# www.BDTIC.com/ST

577

# **List of figures**

Figure 1.	Logic diagram	. 5
Figure 2.	DIP connections	. 6
Figure 3.	SOIC connections	. 7
Figure 4.	Block diagram	. 7
Figure 5.	Read mode AC waveforms	. 9
Figure 6.	Write enable controlled, write AC waveform	11
Figure 7.	Chip enable controlled, write AC waveforms	11
Figure 8.	Crystal accuracy across temperature	
Figure 9.	Clock calibration	
Figure 10.	Supply voltage protection	18
Figure 11.	AC testing load circuit	20
Figure 12.	Power down/up mode AC waveforms	21
Figure 13.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package outline	
Figure 14.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline	24
Figure 15.	SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package outline	
Figure 16	SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package outline	

# www.BDTIC.com/ST



## **Summary description**

The M48T08/18/08Y TIMEKEEPER® RAM is an 8K x 8 non-volatile static RAM and real time clock which is pin and functional compatible with the DS1643. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory and real time clock solution.

The M48T08/18/08Y is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

The 28-pin, 600mil DIP CAPHAT™ houses the M48T08/18/08Y silicon with a quartz crystal and a long- life lithium button cell in a single package.

The 28-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT® housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 28 lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4T28-BR12SH" or "M4T32-BR12SH" (see *Table 17 on page 28*).




Table 1. Signal names

A0-A12	Address inputs
DQ0-DQ7	Data inputs / outputs
INT	Power fail interrupt (open drain)
E1	Chip enable 1
E2	Chip enable 2
G	Output enable
W	WRITE enable
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground

Figure 2. DIP connections




Figure 3. SOIC connections





Figure 4. Block diagram



### **Operation modes**

As *Figure 4 on page 7* shows, the static memory array and the quartz-controlled clock oscillator of the M48T08/18/08Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE™ clock information in the bytes with addresses 1FF8h-1FFFh.

The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT<sup>TM</sup> READ/WRITE memory cells. The M48T08/18/08Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T08/18/08Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below the Battery Back-up Switchover Voltage ( $V_{SO}$ ), the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Mode	V <sub>cc</sub>	7=	<b>F</b>	G	W	DQ0-FQ7	Power
Deserro		VII	Č	X		High Z	Standby
Deselect	4.75 to 5.5V	Х	$V_{IL}$	Х	Х	High Z	Standby
WRITE	or	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	4.5 to 5.5V	$V_{IL}$	$V_{IH}$	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		$V_{IL}$	$V_{IH}$	$V_{IH}$	V <sub>IH</sub>	High Z	Active
Deselect	$V_{SO}$ to $V_{PFD}(min)^{(1)}$	Х	Х	Х	X	High Z	CMOS Standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	Х	High Z	Battery Back-up Mode

<sup>1.</sup> See Table 11 on page 22 for details.

Note:  $X = V_{IH}$  or  $V_{II}$ ;  $V_{SO} =$  battery back-up switchover voltage.

#### Read mode


The M48T08/18/08Y is in the READ Mode whenever  $\overline{W}$  (WRITE Enable) is high,  $\overline{E1}$  (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 address inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within address access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E1}$ , E2, and  $\overline{G}$  access times are also satisfied. If the  $\overline{E1}$ , E2 and  $\overline{G}$  access times are not met, valid

577

data will be available after the latter of the Chip Enable Access times ( $t_{E1LQV}$  or  $t_{E2HQV}$ ) or Output Enable Access time ( $t_{GLQV}$ ).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E1}$ , E2 and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E1}$ , E2 and  $\overline{G}$  remain active, output data will remain valid for Output Data Hold time ( $t_{AXQX}$ ) but will go indeterminate until the next address access.

Figure 5. Read mode AC waveforms



Note:  $WRITE\ Enable\ (\overline{W}) = High.$ 

Table 3. Read mode AC characteristics

			M48T08/M48T18/T08Y					
Symbol	Parameter <sup>(1)</sup>	-100/-1	0 (T08Y)	-150/-15 (T08Y)		Unit		
		Min	Max	Min	Max			
t <sub>AVAV</sub>	READ Cycle Time	100		150		ns		
t <sub>AVQV</sub>	Address Valid to Output Valid		100		150	ns		
t <sub>E1LQV</sub>	Chip Enable 1 Low to Output Valid		100		150	ns		
t <sub>E2HQV</sub>	Chip Enable 2 High to Output Valid		100		150	ns		
t <sub>GLQV</sub>	Output Enable Low to Output Valid		50		75	ns		
t <sub>E1LQX</sub>	Chip Enable 1 Low to Output Transition	10		10		ns		
t <sub>E2HQX</sub>	Chip Enable 2 High to Output Transition	10		10		ns		
t <sub>GLQX</sub>	Output Enable Low to Output Transition	5		5		ns		
t <sub>E1HQZ</sub>	Chip Enable 1 High to Output Hi-Z		50		75	ns		
t <sub>E2LQZ</sub>	Chip Enable 2 Low to Output Hi-Z		50		75	ns		
t <sub>GHQZ</sub>	Output Enable High to Output Hi-Z		40		60	ns		
t <sub>AXQX</sub>	Address Transition to Output Transition	5		5		ns		

Note:

Valid for ambient operating temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

#### Write mode

The M48 TV8N I/08Y is in the WRITE Mode when ver  $\overline{W}$   $\overline{E}$   $\overline{1}$ , and E2 are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E1}$ , or the rising edge of E2. A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E1}$ , or the falling edge of E2. The addresses must be held valid throughout the cycle.  $\overline{E1}$  or  $\overline{W}$  must return high or E2 low for a minimum of  $t_{E1HAX}$  or  $t_{E2LAX}$  from Chip Enable or  $t_{WHAX}$  from WRITE Enable prior to the initiation of another READ or WRITE Cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE Cycles to avoid bus contention; however, if the output bus has been activated by a low on  $\overline{E1}$  and  $\overline{G}$  and a high on E2, a low on  $\overline{W}$  will disable the outputs  $t_{WI}$   $\overline{C7}$  after  $\overline{W}$  falls.

Figure 6. Write enable controlled, write AC waveform




Figure 7. Chip enable controlled, write AC waveforms




Table 4. Write mode AC characteristics

		M48T08/M48T18/T08Y					
Symbol	Parameter <sup>(1)</sup>	-100/-1	0 (T08Y)	-150/-1	Unit		
		Min	Max	Min	Max		
t <sub>AVAV</sub>	WRITE Cycle Time	100		150		ns	
t <sub>AVWL</sub>	Address Valid to WRITE Enable Low	0		0		ns	
t <sub>AVE1L</sub>	Address Valid to Chip Enable 1 Low	0		0		ns	
t <sub>AVE2H</sub>	Address Valid to Chip Enable 2 High	0		0		ns	
t <sub>WLWH</sub>	WRITE Enable Pulse Width	80		100		ns	
t <sub>E1LE1H</sub>	Chip Enable 1 Low to Chip Enable 1 High	80		130		ns	
t <sub>E2HE2L</sub>	Chip Enable 2 High to Chip Enable 2 Low	80		130		ns	
t <sub>WHAX</sub>	WRITE Enable High to Address Transition	10		10		ns	
t <sub>E1HAX</sub>	Chip Enable 1 High to Address Transition	10		10		ns	
t <sub>E2LAX</sub>	Chip Enable 2 Low to Address Transition	10		10		ns	
t <sub>DVWH</sub>	Input Valid to WRITE Enable High	50		70		ns	
t <sub>DVE1H</sub>	Input Valid to Chip Enable 1 High	50		70		ns	
t <sub>DVE2L</sub>	Input Valid to Chip Enable 2 Low	50		70		ns	
t <sub>WHDX</sub>	WRITE Enable High to Input Transition	5		5		ns	
t <sub>E1HDX</sub>	Chip Enable 1 High to Input Transition	5		5		ns	
t <sub>E2LDX</sub>	Chip Enable 2 Low to Input Transition	5		5		ns	
$t_{WLQZ}$	WRITE Enable Low to Output Hi-Z		m		70	ns	
t <sub>AVWH</sub>	Address Valid to WRITE Intelle High	■ 8 <b>~</b>		30		ns	
t <sub>AVE1H</sub>	Address Valid to Chip Enable 1 High	80		130		ns	
t <sub>AVE2L</sub>	Address Valid to Chip Enable 2 Low	80		130		ns	
t <sub>WHQX</sub>	WRITE Enable High to Output Transition	10		10		ns	

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).

#### **Data retention mode**

With valid  $V_{CC}$  applied, the M48T08/18/08Y operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when  $V_{CC}$  falls within the  $V_{PFD}$  (max),  $V_{PFD}$  (min) window. All outputs become high impedance, and all inputs are treated as "Don't care."

Note:

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48T08/18/08Y may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T08/18/08Y for an accumulated period of at least 10 years when  $V_{CC}$  is less than  $V_{SO}$ .

Note: Requires use of M4T32-BR12SH SNAPHAT<sup>®</sup> top when using the SOH28 package.

As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected and the power supply is switched to external  $V_{CC}$ .

Write protection continues until  $V_{CC}$  reaches  $V_{PFD}$  (min) plus  $t_{rec}$  (min).  $\overline{E1}$  should be kept high or E2 low as  $V_{CC}$  rises past  $V_{PFD}$  (min) to prevent inadvertent WRITE cycles prior to system stabilization. Normal RAM operation can resume  $t_{rec}$  after  $V_{CC}$  exceeds  $V_{PFD}$  (max).

For more information on Battery Storage Life refer to the Application Note AN1012.

#### Power-fail interrupt pin

The M48T08/18/08Y continuously monitors  $V_{CC}$ . When  $V_{CC}$  falls to the power-fail detect trip point, an interrupt is immediately generated. An internal clock provides a delay of between 10µs and 40µs before automatically deselecting the M48T08/18/08Y. The  $\overline{\text{INT}}$  pin is an open drain output and requires an external pull up resistor, even if the interrupt output function is not being used.

www.BDTIC.com/ST

### **Clock operations**

#### Reading the clock

Updates to the TIMEKEEPER<sup>®</sup> registers should be halted before clock data is read to prevent reading data in transition. The BiPORT™ TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ Bit, the seventh bit in the control register. As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

#### Setting the clock

The eighth bit of the control register is the WRITE Bit. Setting the WRITE Bit to a '1,' like the READ Bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (on *Table 5*). Resetting the WRITE Bit to a '0' then transfers the values of all time registers (1FF9h-1FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. The FT Bit and the bits marked as '0' in *Table 5* must be written to '0' to allow for normal TIMEKEEPER and RAM operation.

See the Application Note ANS 23 "TI IE (EEPER Built of Into the 21st Century" for information on Century Rollover.

Table 5. Register map

Address				Da	ıta				Functio	n/range
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD format	
1FFFh		10 Y	'ears			Ye	ear		Year	00-99
1FFEh	0	0	0	10 M		Month			Month	01-12
1FFDh	0	0	10 [	Date	Date				Date	01-31
1FFCh	0	FT	0	0	0		Day		Day	01-07
1FFBh	0	0	10 H	lours		Hours			Hours	00-23
1FFAh	0	10	) Minute	es		Minutes			Minutes	00-59
1FF9h	ST	10	) Secon	ds	Seconds				Seconds	00-59
1FF8h	W	R	S		С	alibratio	n		Control	

Note: S = SIGN Bit

FT = FREQUENCY TEST Bit (Set to '0' for normal clock operation)

R = READ Bit

W = WRITE Bit

ST = STOP Bit

0 = Must be set to '0'

#### Stopping and starting the oscillator

The aspillator may be stopped at any tine. If the design is going to spend a significant amount of time on the she if, the pscillator can be used off to minimize our rrent drain on the battery. The STOP Bit (ST) is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T08/18/08Y (in the PCDIP28 package) is shipped from STMicroelectronics with the STOP Bit set to a '1.' When reset to a '0,' the M48T08/18/08Y oscillator starts within one second.

Note:

To guarantee oscillator start-up after initial power-up, first write the STOP Bit (ST) to '1,' then reset to '0.'

#### Calibrating the clock

The M48T08/18/08Y is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. A typical M48T08/18/08Y is accurate within 1 minute per month at 25°C without calibration. The devices are tested not to exceed  $\pm$  35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about  $\pm$ 1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T08/18/08Y improves to better than  $\pm$ 1/ $\pm$ 2 ppm at 25°C.

The oscillation rate of any crystal changes with temperature. *Figure 8 on page 17* shows the frequency error that can be expected at various temperatures. Most clock chips compensate for crystal frequency and temperature shift error with cumbersome "trim" capacitors. The M48T08/18/08Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 9 on page 17*. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded

into the five-bit Calibration Byte found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration Byte occupies the five lower order bits in the Control register. This byte can be set to represent any value between 0 and 31 in binary form. The sixth bit is the Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles; that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768Hz, each of the 31 increments in the Calibration Byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T08/18/08Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the Calibration Byte.

The second approach is better suited to a manufacturing environment, and involves the use of standard test equipment. When the Frequency Test (FT) Bit, the seventh-most significant bit in the Day Register is set to 11, and the oscillator is running at 22,762 Hz, the LSB (DQC) of the Seconds Register will to gg e at 512 /12. In the Vation from \$12 Hz indicates the tegrical addirection of oscillator requency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a –10 (WR001010) to be loaded into the Calibration Byte for correction.

Note:

Setting or changing the Calibration Byte does not affect the Frequency Test output frequency. The device must be selected and addresses must be stable at Address 1FF9h when reading the 512 Hz on DQ0.

The LSB of the Seconds Register is monitored by holding the M48T08/18/08Y in an extended READ of the Seconds Register, but without having the READ Bit set. The FT Bit MUST be reset to '0' for normal clock operations to resume.

For more information on calibration, see the Application Note AN934, "TIMEKEEPER® Calibration."





Figure 8. Crystal accuracy across temperature





### V<sub>CC</sub> noise and negative going transients


 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in *Figure 10*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode

577

1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 10. Supply voltage protection



# www.BDTIC.com/ST

## **Maximum rating**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(1)</sup> (2) (3)	Lead Solder Temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 7	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 7	V
I <sub>O</sub>	Output Current	20	mA
P <sub>D</sub>	Power Dissipation	1	W

<sup>1.</sup> For DIP package: Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

Caution: Negative undershoots below-0.3V are not allowed in any pin while in the Battery Back-up mode.

Caution: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

For SO package, standard (SnPb) lead finish: Reflow at peak temperature of 225°C (total thermal budget not to exceed 180°C for between 90 to 150 seconds).

<sup>3.</sup> For SO package, Lead-free (Ph-free) lead finish: Reflow at peak temperature of 200°C (total thermal budget not to exceed 2.5°C or (real er thin 30 seconds).

## DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC measurement conditions

Parameter	M48T08	M48T18/T08Y	Unit
Supply Voltage (V <sub>CC</sub> )	4.75 to 5.5	4.5 to 5.5	V
Ambient Operating Temperature (T <sub>A</sub> )	0 to 70	0 to 70	°C
Load Capacitance (C <sub>L</sub> )	100	100	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 11. AC testing load circuit




Table 8. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance		10	pF
C <sub>IO</sub> (3)	Input / Output Capacitance		10	pF

- 1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.
- 2. At 25°C, f = 1MHz.
- 3. Outputs deselected.




Table 9. DC characteristics

Cumbal	Parameter	Test condition <sup>(1)</sup>	M48T08/M	11	
Symbol	Parameter	rest condition(*)	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I <sub>LO</sub> <sup>(2)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±1	μΑ
I <sub>CC</sub>	Supply Current	Outputs open		80	mA
I <sub>CC1</sub> <sup>(3)</sup>	Supply Current (Standby) TTL	$\overline{E1} = V_{IH,} E2 = V_{IL}$		3	mA
I <sub>CC2</sub> <sup>(3)</sup>	Supply Current (Standby) CMOS	$\overline{E1} = V_{CC} - 0.2V,$ $E2 = V_{SS} + 0.2V$		3	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OL</sub>	Output Low Voltage (INT)(4)(4)	$I_{OL} = 0.5 mA$		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V

- 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.75$  to 5.5V or 4.5 to 5.5V (except where noted).
- 2. Outputs deselected.
- 3. Measured with Control Bits set as follows: R = '1'; W, ST, FT = '0.'
- 4. The INT pin is open drain.

Figure 12. Power down/up mode AC waveforms



Note:

Inputs may or may not be recognized at this time. Caution should be taken to keep  $\overline{E1}$  high or E2 low as  $V_{CC}$  rises past  $V_{PFD}$  (min). Some systems may perform inadvertent WRITE cycles after  $V_{CC}$  rises above  $V_{PFD}$  (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system clock is running.

Table 10. Power down/up AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>PD</sub>	E1 or W at V <sub>IH</sub> or E2 at V <sub>IL</sub> before Power Down	0		μs
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300		μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> Fall Time	10		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	0		μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	1		μs
t <sub>rec</sub>	$\overline{E1}$ or $\overline{W}$ at $V_{IH}$ or $E2$ at $V_{IL}$ before Power Up	1		ms
t <sub>PFX</sub>	INT Low to Auto Deselect	10	40	μs
t <sub>PFH</sub>	V <sub>PFD</sub> (max) to INT High		120	μs

Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).

Table 11. Power down/up trip points DC characteristics

Symbol	Parameter <sup>(1)(2)</sup>	Min	Тур	Max	Unit	
V	Power-fail Deselect Voltage	M48T08	4.5	4.6	4.75	V
V <sub>PFD</sub> Power-1	Power-lall Deselect Voltage	M48T18/T08Y	4.2	4.3	4.5	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage			3.0		V
t <sub>DR</sub>	Expected Data Retention Time		10 <sup>(3)</sup>	10		YEARS

<sup>2.</sup>  $V_{PFD}$  (max) to  $V_{PFD}$  (min) fall time of less than  $t_F$  may result in deselection/write protection not occurring until 200 $\mu$ s after  $V_{CC}$  passes  $V_{PFD}$  (min).

<sup>3.</sup>  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.

Valid for Ambient Operating Temperature: T<sub>A</sub> = to 70°C, V<sub>CC</sub> = 7.75 to 5.5V or to 5.5V (except where noted).

<sup>3.</sup> At 55°C,  $V_{CC}$  = 0V;  $t_{DR}$  = 8.5 years (typ) at 70°C. Requires use of M4T32-BR12SH SNAPHAT® top when using the SOH28 package.

## Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

WWW BDTC com/ST

Figure 13. PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package outline


Note: Drawing is not to scale.

Table 12. PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package mechanical data

				, ,		
Symb		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
Α		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
E		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28			28	

577

Figure 14. SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline



Note: Drawing is not to scale.

Table 13. SOH28 – 28-lead plastic SO, 4-socket battery SNAPHAT, package mech. data

O		mm		-	inches	
Symb	Тур	Min	Max	Тур	Min	Max
Α			3.05			0.120
A1.	M D	V. J5	0.36	om /	0.00 2	0.014
VN2VV	W.D	2.34	2.69	<b>JUII7</b>	0 09 2	0.106
В		0.36	0.51		0.014	0.020
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
е	1.27	_	_	0.050	_	_
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
а		0°	8°		0°	8°
N	28				28	
СР			0.10			0.004




Figure 15. SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package outline

Note: Drawing is not to scale.

Table 14. SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package mech. data

Symb	mm			inches		
Syllib	Тур	Min	Max	Тур	Min	Max
Α			9.78			0.385
A1.		б. /3	7.24		0.26 )	0.285
VN2VV	W.D	6. 48	6.99	<b>JUII7</b>	0 25 5	0.275
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
Е		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

A1 A A3 A2

eA B E SHTK-A

Figure 16. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package outline


Note: Drawing is not to scale.

Table 15. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package mech data.

Symb		mm			inches	
Syllib	Тур	Min	Max	Тур	Min	Max
\ <i>\</i> /\\/\	M		10.54	n /		0.415
VX <sub>1</sub> V V	W . D	8.00	8.51		J.315	.0335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
Е		17.27	18.03		0.680	.0710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

## Part numbering





#### For SOH28:

blank = Tubes (Not for New Design - Use E)

E = ECOPACK Package, Tubes

F = ECOPACK Package, Tape & Reel

TR = Tape & Reel (Not for New Design - Use F)

#### For PCDIP28:

blank = ECOPACK Package, Tubes

- 1. The M48T08/18 part is offered with the PCDIP28 (e.g., CAPHAT™) package only.
- The SOIC package (SOH28) requires the SNAPHAT® battery/crystal package which is ordered separately
  under the part number"M4TXX-BR12SH" in plastic tube or "M4TXX-BR12SHTR" in Tape & Reel form (see
  Table 17). The M48T08Y part is offered in the SOH28 (SNAPHAT) package only.

#### Caution:

Do not place the SNAPHAT battery package "M4TXX-BR12SH" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

Table 17. SNAPHAT battery table

Part Number	Description	Package
M4T28-BR12SH	Lithium Battery (48mAh) SNAPHAT	SH
M4T32-BR12SH	Lithium Battery (120mAh) SNAPHAT	SH

# www.BDTIC.com/ST

# **Revision history**

Table 18. Document revision history

Date	Revision	Changes			
Dec-1999	1.0	First Issue			
07-Feb-2000	2.0	From Preliminary Data to Data Sheet; Battery Low Flag paragraph changed; 100ns speed class identifier changed ( <i>Table 3, 4</i> )			
11-Jul-2000	2.1	t <sub>FB</sub> changed ( <i>Table 10</i> ); Watchdog Timer paragraph changed			
16-Jul-2001	3.0	Reformatted; SNAPHAT battery table added ( <i>Table 17</i> ); added temp./voltage info. to tables ( <i>Table 8, 9, 3, 4, 10, 11</i> ).			
01-Aug-2001	3.1	Reference to App. Note corrected in "Calibrating the Clock" section			
21-Dec-2001	3.2	Changes to text in document to reflect addition of M48T08Y option			
06-Mar-2002	3.3	Fix Ordering Information table and add to footnote (Table 16)			
20-May-2002	3.4	Modify reflow time and temperature footnotes (Table 6)			
29-Aug-2002	3.5	t <sub>DR</sub> specification temperature updated ( <i>Table 11</i> )			
28-Mar-2003	4.0	v2.2 template applied; updated test conditions (Table 10)			
10-Dec-2003	5.0	Reformatted			
30-Mar-2004	6.0	.0 Reformatted; Lead-free (Pb-free) information package update ( <i>Table 6</i> , 16)			
13-Dec-2005	7.0	Updated template, Lead-free information, removed footnote (Table 9, 16)			
04-Jul-2007	8.0	Reformatted; added lead-free second level interconnect information to cover page and section: Peckage mechanical flata.			

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST 5 DELIMS AT D CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AT DICK SALE OF ST PRODUCTS IN HUD NG WITHOUT LIMITATION IMPLIED WARRANTIES OF MERSH, N. A. ILLITY FIT YES FOR A PARTICULAR PURPOSE (NO THE REQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

