



5.0V, 64 Kbit (8 Kb x 8) TIMEKEEPER® SRAM

Features

- Integrated, ultra low power SRAM, real time clock, power-fail control circuit and battery
- BYTEWIDE™ RAM-like clock access
- BCD coded year, month, day, date, hours, minutes, and seconds
- Frequency test output for real time clock
- Automatic power-fail chip deselect and write protection
- Write protect voltages
 - (V_{PFD} = power-fail deselect voltage):
 - M48T58: $V_{CC} = 4.75$ to $5.5V$
 $4.5V \leq V_{PFD} \leq 4.75V$
 - M48T58Y: $V_{CC} = 4.5$ to $5.5V$
 $4.2V \leq V_{PFD} \leq 4.5V$
- Self-contained battery and crystal in the CAPHAT™ dip package
- Packaging includes a 28-lead SOIC and SNAPHAT® top (to be ordered separately)
- SOIC package provides direct connection for a snaphat housing containing the battery and crystal
- Pin and function compatible with JEDEC standard 8 Kb x8 SRAMs
- RoHS compliant
 - Lead-free second level interconnect



Contents

1	Summary description	5
2	Operation modes	8
3	Read mode	9
4	Write mode	11
5	Data retention mode	14
6	Clock operations	15
6.1	Reading the clock	15
6.2	Setting the clock	15
6.3	Stopping and starting the oscillator	15
6.4	Calibrating the Clock	16
6.5	Battery low flag	18
6.6	Century bit	19
6.7	V _{CC} noise and negative going transients	19
7	Maximum rating	20
8	DC and AC parameters	21
9	Package mechanical data	24
10	Part numbering	28
11	Revision history	30

www.BDTIC.com/ST

List of tables

Table 1.	Signal names	6
Table 2.	Operating modes	8
Table 3.	Read mode AC characteristics	10
Table 4.	Write mode AC characteristics	13
Table 5.	Register map	16
Table 6.	Absolute maximum ratings	20
Table 7.	Operating and AC measurement conditions.	21
Table 8.	Capacitance	21
Table 9.	DC characteristics.	22
Table 10.	Power down/up AC characteristics	23
Table 11.	Power down/up trip points DC characteristics	23
Table 12.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package mechanical data	24
Table 13.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package mech. data	25
Table 14.	SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package mech. data.	26
Table 15.	SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package mech. data.	27
Table 16.	Ordering information scheme	28
Table 17.	SNAPHAT battery table	29
Table 18.	Document revision history	30

www.BDTIC.com/ST

List of figures

Figure 1.	Logic diagram	5
Figure 2.	DIP connections	6
Figure 3.	SOIC connections	6
Figure 4.	Block diagram	7
Figure 5.	Read mode AC waveforms	9
Figure 6.	Write enable controlled, write AC waveform	11
Figure 7.	Chip enable controlled, write AC waveforms	12
Figure 8.	Crystal accuracy across temperature	18
Figure 9.	Clock calibration	18
Figure 10.	Supply voltage protection	19
Figure 11.	AC measurement load circuit	21
Figure 12.	Power down/up mode AC waveforms	22
Figure 13.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package outline	24
Figure 14.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline	25
Figure 15.	SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package outline	26
Figure 16.	SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package outline	27

www.BDTIC.com/ST

1 Summary description

The M48T58/Y TIMEKEEPER® RAM is a 8Kb x 8 non-volatile static RAM and real time clock. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory and real time clock solution.

The M48T58/Y is a non-volatile pin and function equivalent to any JEDEC standard 8Kb x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITES that can be performed.

The 28-pin, 600mil DIP CAPHAT™ houses the M48T58/Y silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT® housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in Tape & Reel form.

For the 28-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is “M4T28-BR12SH” (see [Table 17 on page 29](#)).

Figure 1. Logic diagram




Table 1. Signal names

A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
FT	Frequency Test Output (Open Drain)
E1	Chip Enable 1
E2	Chip Enable 2
G	Output Enable
W	WRITE Enable
V _{CC}	Supply Voltage
V _{SS}	Ground

Figure 2. DIP connections




Figure 3. SOIC connections





Figure 4. Block diagram



www.BDTIC.com/ST

2 Operation modes

As [Figure 4 on page 7](#) shows, the static memory array and the quartz controlled clock oscillator of the M48T58/Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE™ clock information in the bytes with addresses 1FF8h-1FFFh. The clock locations contain the century, year, month, date, day, hour, minute, and second in 24 hour BCD format (except for the century). Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT™ READ/write memory cells. The M48T58/Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T58/Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below the Battery Back-up Switchover Voltage (V_{SO}), the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Table 2. Operating modes

Mode	V_{CC}	$\overline{E1}$	$\overline{E2}$	\overline{G}	\overline{W}	DQ0-DQ7	Power
Deselect	4.75 to 5.5V or 4.5 to 5.5V	V_{IH}	X	X	X	High Z	Standby
Deselect		X	V_{IL}	X	X	High Z	Standby
WRITE		V_{IL}	V_{IH}	X	V_{IL}	D_{IN}	Active
READ		V_{IL}	V_{IH}	V_{IL}	V_{IH}	D_{OUT}	Active
READ		V_{IL}	V_{IH}	V_{IH}	V_{IH}	High Z	Active
Deselect	V_{SO} to V_{PFD} (min) ⁽¹⁾	X	X	X	X	High Z	CMOS Standby
Deselect	$\leq V_{SO}$ ⁽¹⁾	X	X	X	X	High Z	Battery Back-up Mode

1. See [Table 11 on page 23](#) for details.


Note: X = V_{IH} or V_{IL} ; V_{SO} = Battery Back-up Switchover Voltage.

3 Read mode

The M48T58/Y is in the READ Mode whenever \overline{W} (WRITE Enable) is high, $\overline{E1}$ (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. The unique address specified by the 13 Address Inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t_{AVQV}) after the last address input signal is stable, providing that the $\overline{E1}$, E2, and \overline{G} access times are also satisfied. If the $\overline{E1}$, E2 and \overline{G} access times are not met, valid data will be available after the latter of the Chip Enable Access times (t_{E1LQV} or t_{E2HQV}) or Output Enable Access time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by $\overline{E1}$, E2 and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while $\overline{E1}$, E2 and \overline{G} remain active, output data will remain valid for Output Data Hold time (t_{AXQX}) but will go indeterminate until the next Address Access.

Figure 5. Read mode AC waveforms



Note: WRITE Enable (\overline{W}) = High.

Table 3. Read mode AC characteristics

Symbol	Parameter ⁽¹⁾	M48T58/Y		Unit
		Min	Max	
t _{AVAV}	READ Cycle Time	70		ns
t _{AVQV}	Address Valid to Output Valid		70	ns
t _{E1LQV}	Chip Enable 1 Low to Output Valid		70	ns
t _{E2HQV}	Chip Enable 2 High to Output Valid		70	ns
t _{GLQV}	Output Enable Low to Output Valid		35	ns
t _{E1LQX} ⁽²⁾	Chip Enable 1 Low to Output Transition	5		ns
t _{E2HQX} ⁽²⁾	Chip Enable 2 High to Output Transition	5		ns
t _{GLQX} ⁽²⁾	Output Enable Low to Output Transition	5		ns
t _{E1HQZ} ⁽²⁾	Chip Enable 1 High to Output Hi-Z		25	ns
t _{E2LQZ} ⁽²⁾	Chip Enable 2 Low to Output Hi-Z		25	ns
t _{GHQZ} ⁽²⁾	Output Enable High to Output Hi-Z		25	ns
t _{AXQX}	Address Transition to Output Transition	10		ns

- Valid for Ambient Operating Temperature: T_A = 0 to 70°C; V_{CC} = 4.75 to 5.5V or 4.5 to 5.5V (except where noted).
- C_L = 5pF.

www.BDTIC.com/ST

4 Write mode

The M48T58/Y is in the WRITE Mode whenever \overline{W} and $\overline{E1}$ are low and E2 is high. The start of a WRITE is referenced from the latter occurring falling edge of \overline{W} or $\overline{E1}$, or the rising edge of E2. A WRITE is terminated by the earlier rising edge of \overline{W} or $\overline{E1}$, or the falling edge of E2. The addresses must be held valid throughout the cycle. $\overline{E1}$ or \overline{W} must return high or E2 low for a minimum of t_{E1HAX} or t_{E2LAX} from Chip Enable or t_{WHAX} from WRITE Enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on $\overline{E1}$ and \overline{G} and a high on E2, a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.

Figure 6. Write enable controlled, write AC waveform





Figure 7. Chip enable controlled, write AC waveforms



www.BDTIC.com/ST

Table 4. Write mode AC characteristics

Symbol	Parameter ⁽¹⁾	M48T58/Y		Unit
		Min	Max	
t_{AVAV}	WRITE Cycle Time	70		ns
t_{AVWL}	Address Valid to WRITE Enable Low	0		ns
t_{AVE1L}	Address Valid to Chip Enable 1 Low	0		ns
t_{AVE2H}	Address Valid to Chip Enable 2 High	0		ns
t_{WLWH}	WRITE Enable Pulse Width	50		ns
t_{E1LE1H}	Chip Enable 1 Low to Chip Enable 1 High	55		ns
t_{E2HE2L}	Chip Enable 2 High to Chip Enable 2 Low	55		ns
t_{WHAX}	WRITE Enable High to Address Transition	0		ns
t_{E1HAX}	Chip Enable 1 High to Address Transition	0		ns
t_{E2LAX}	Chip Enable 2 Low to Address Transition	0		ns
t_{DVWH}	Input Valid to WRITE Enable High	30		ns
t_{DVE1H}	Input Valid to Chip Enable 1 High	30		ns
t_{DVE2L}	Input Valid to Chip Enable 2 Low	30		ns
t_{WHDX}	WRITE Enable High to Input Transition	5		ns
t_{E1HDX}	Chip Enable 1 High to Input Transition	5		ns
t_{E2LDX}	Chip Enable 2 Low to Input Transition	5		ns
$t_{WLQZ}^{(2)(3)}$	Write Enable Low to Output Hi-Z		25	ns
t_{AVWH}	Address Valid to WRITE Enable High	60		ns
t_{AVE1H}	Address Valid to Chip Enable 1 High	60		ns
t_{AVE2L}	Address Valid to Chip Enable 2 Low	60		ns
$t_{WHQX}^{(2)(3)}$	WRITE Enable High to Output Transition	5		ns

- Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C ; $V_{CC} = 4.75$ to 5.5V or 4.5 to 5.5V (except where noted).
- $C_L = 5\text{pF}$.
- If $\overline{E1}$ goes low or E2 high simultaneously with \overline{W} going low, the outputs remain in the high impedance state.

5 Data retention mode

With valid V_{CC} applied, the M48T58/Y operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance, and all inputs are treated as “don't care.”

Note: A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F . The M48T58/Y may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO} , the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T58/Y for an accumulated period of at least 7 years when V_{CC} is less than V_{SO} . As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . Write protection continues until V_{CC} reaches V_{PFD} (min) plus t_{rec} (min). $\overline{E1}$ should be kept high or E2 low as V_{CC} rises past V_{PFD} (min) to prevent inadvertent WRITE cycles prior to system stabilization. Normal RAM operation can resume t_{rec} after V_{CC} exceeds V_{PFD} (max).

For more information on Battery Storage Life refer to the Application Note AN1012.

www.BDTIC.com/ST

6 Clock operations

6.1 Reading the clock

Updates to the TIMEKEEPER[®] registers (see [Table 5](#)) should be halted before clock data is read to prevent reading data in transition. The BiPORT[™] TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ Bit, D6 in the Control Register 1FF8h. As long as a '1' remains in that position, updating is halted.

After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

6.2 Setting the clock

Bit D7 of the Control register (1FF8h) is the WRITE Bit. Setting the WRITE Bit to a '1,' like the READ Bit, halts updates to the TIMEKEEPER[®] registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see [Table 5](#)). Resetting the WRITE Bit to a '0' then transfers the values of all time registers (1FF9h-1FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. The bits marked as '0' in [Table 5 on page 16](#) must be written to '0' to allow for normal TIMEKEEPER and RAM operation. After the WRITE Bit is reset, the next clock update will occur within one second.

See the Application Note AN923 "TIMEKEEPER Rolling Into the 21st Century" for information on Century Rollover.

6.3 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP Bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T58/Y is shipped from STMicroelectronics with the STOP Bit set to a '1.' When reset to a '0,' the M48T58/Y oscillator starts within 1 second.

Table 5. Register map

Address	Data								Function/Range BCD Format	
	D7	D6	D5	D4	D3	D2	D1	D0		
1FFFh	10 Years				Year				Year	00-99
1FFEh	0	0	0	10 M	Month				Month	01-12
1FFDh	BLE	BL	10 Date		Date				Date	01-31
1FFCh	0	FT	CEB	CB	0	Day			Century/Day	0-1/1-7
1FFBh	0	0	10 Hours		Hours				Hours	00-23
1FFAh	0	10 Minutes			Minutes				Minutes	00-59
1FF9h	ST	10 Seconds			Seconds				Seconds	00-59
1FF8h	W	R	S	Calibration				Control		

Keys:

- S = SIGN Bit
- FT = FREQUENCY TEST Bit
- R = READ Bit
- W = WRITE Bit
- ST = STOP Bit
- 0 = Must be set to '0'
- BLE = Battery Low Enable Bit
- BL = Battery Low Bit (Read only)
- CEB = Century Enable Bit
- CB = Century Bit

Note:

When CEB is set to '1,' CB will toggle from '0' to '1' or from '1' to '0' at the turn of the century (dependent upon the initial value set).

When CEB is set to '0,' CB will not toggle. The WRITE Bit does not need to be set to write to CEB.

6.4 Calibrating the Clock

The M48T58/Y is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about ± 1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T58/Y improves to better than $+1/-2$ ppm at 25°C.

The oscillation rate of any crystal changes with temperature (see [Figure 8 on page 18](#)). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome “trim” capacitors. The M48T58/Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in [Figure 9 on page 18](#). The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration Byte occupies the five lower order bits (D4-D0) in the Control Register 1FF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit

D5 is the Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the Calibration Byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T58/Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the Calibration Byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) Bit (D6 in the Day Register) is set to a '1,' and D7 of the Seconds Register is a '0' (Oscillator Running), The Frequency Test (Pin 1) will toggle at 512Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction.

The Frequency Test pin is an open drain output which requires a pull-up resistor for proper operation. A 500-10k Ω resistor is recommended in order to control the rise time.

For more information on calibration, see Application Note AN934, "TIMEKEEPER[®] Calibration."

Figure 8. Crystal accuracy across temperature





Figure 9. Clock calibration



6.5 Battery low flag

The M48T58/Y automatically performs periodic battery voltage monitoring upon power-up. The Battery Low flag (BL), Bit D6 of the flags Register 1FFDh, will be asserted high if the internal or SNAPHAT[®] battery is found to be less than approximately 2.5V and the Battery Low Enable (BLE) Bit has been previously set to '1.' The BL flag will remain active until completion of battery replacement and subsequent battery low monitoring tests.

If a battery low is generated during a power-up sequence, this indicates that the battery voltage is below 2.5V (approximately), which may be insufficient to maintain data integrity. Data should be considered suspect and verified as correct. A fresh battery should be installed.

The SNAPHAT top may be replaced while V_{CC} is applied to the device.

Note: This will cause the clock to lose time during the interval the SNAPHAT battery/crystal top is disconnected.

Note: Battery monitoring is a useful technique only when performed periodically. The M48T58/Y only monitors the battery when a nominal V_{CC} is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

6.6 Century bit

Bit D5 and D4 of Clock Register 1FFCh contain the CENTURY ENABLE Bit (CEB) and the CENTURY Bit (CB). Setting CEB to a '1' will cause CB to toggle, either from a '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle.


Note: The WRITE Bit must be set in order to write to the CENTURY Bit.

6.7 V_{CC} noise and negative going transients

V_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A bypass capacitor value of $0.1\mu\text{F}$ (as shown in Figure 10) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBR5120T3 is recommended for surface mount.

Figure 10. Supply voltage protection



7 Maximum rating

Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T_A	Ambient Operating Temperature	0 to 70	°C
T_{STG}	Storage Temperature (V_{CC} Off, Oscillator Off)	-40 to 85	°C
$T_{SLD}^{(1)(2)(3)}$	Lead Solder Temperature for 10 seconds	260	°C
V_{IO}	Input or Output Voltages	-0.3 to 7	V
V_{CC}	Supply Voltage	-0.3 to 7	V
I_O	Output Current	20	mA
P_D	Power Dissipation	1	W

1. For DIP package: Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).
2. For SO package, standard (SnPb) lead finish: Reflow at peak temperature of 225°C (total thermal budget not to exceed 180°C for between 90 to 150 seconds).
3. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 215°C for greater than 30 seconds).

Caution: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

Caution: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

8 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in [Table 7](#). Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC measurement conditions

Parameter	M48T58	M48T58Y	Unit
Supply Voltage (V_{CC})	4.75 to 5.5	4.5 to 5.5	V
Ambient Operating Temperature (T_A)	0 to 70	0 to 70	°C
Load Capacitance (C_L)	100	100	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 11. AC measurement load circuit




Table 8. Capacitance

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Max	Unit
C_{IN}	Input Capacitance		10	pF
$C_{OUT}^{(3)}$	Output Capacitance		10	pF

1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.
2. At 25°C, $f = 1\text{MHz}$.
3. Outputs deselected.

Table 9. DC characteristics

Symbol	Parameter	Test condition ⁽¹⁾	M48T58		M48T58Y		Unit
			Min	Max	Min	Max	
I_{LI}	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		± 1		± 1	μA
$I_{LO}^{(2)}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		± 1		± 1	μA
I_{CC}	Supply Current	Outputs open		50		50	mA
I_{CC1}	Supply Current (Standby) TTL	$\bar{E}1 = V_{IH}$ $E2 = V_{IO}$		3		3	mA
I_{CC2}	Supply Current (Standby) CMOS	$\bar{E}1 = V_{CC} - 0.2V$ $E2 = V_{SS} + 0.2V$		3		3	mA
V_{IL}	Input Low Voltage		-0.3	0.8	-0.3	0.8	V
V_{IH}	Input High Voltage		2.2	$V_{CC} + 0.3$	2.2	$V_{CC} + 0.3$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1mA$		0.4		0.4	
	Output Low Voltage (FT) ⁽³⁾	$I_{OL} = 10mA$		0.4		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -1mA$	2.4		2.4		V

1. Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$; $V_{CC} = 4.75$ to $5.5V$ or 4.5 to $5.5V$ (except where noted).
2. Outputs deselected.
3. The FT pin is Open Drain.

Figure 12. Power down/up mode AC waveforms




Table 10. Power down/up AC characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit	
t_{PD}	$\overline{E1}$ or \overline{W} at V_{IH} or E2 at V_{IL} before Power Down	0		μs	
$t_F^{(2)}$	V_{PFD} (max) to V_{PFD} (min) V_{CC} Fall Time	300		μs	
$t_{FB}^{(3)}$	V_{PFD} (min) to V_{SS} V_{CC} Fall Time	M48T58	10		μs
		M48T58Y	10		μs
t_R	V_{PFD} (min) to V_{PFD} (max) V_{CC} Rise Time	10		μs	
t_{RB}	V_{SS} to V_{PFD} (min) V_{CC} Rise Time	1		μs	
t_{rec}	V_{PFD} (max) to Inputs Recognized	40	200	ms	

- Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$; $V_{CC} = 4.75$ to $5.5V$ or 4.5 to $5.5V$ (except where noted).
- V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until $200\mu s$ after V_{CC} passes V_{PFD} (min).
- V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

Table 11. Power down/up trip points DC characteristics


Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Typ	Max	Unit	
V_{PFD}	Power-fail Deselect Voltage	M48T58	4.5	4.6	4.75	V
		M48T58Y	4.2	4.35	4.5	V
V_{SO}	Battery Back-up Switchover Voltage		3.0		V	
$t_{DR}^{(3)}$	Expected Data Retention Time	7			YEARS	

- Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$; $V_{CC} = 4.75$ to $5.5V$ or 4.5 to $5.5V$ (except where noted).
- All voltages referenced to V_{SS} .
- At $25^\circ C$, $V_{CC} = 0V$.

9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 13. PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package outline




Note: Drawing is not to scale

Table 12. PCDIP28 – 28-pin plastic DIP, battery CAPHAT, package mechanical data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
B		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
C		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
E		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28			28	

Figure 14. SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline




Note: Drawing is not to scale.

Table 13. SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package mech. data

Symb	mm			inches			
	Typ	Min	Max	Typ	Min	Max	
A			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
B		0.36	0.51		0.014	0.020	
C		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
e	1.27	–	–	0.050	–	–	
eB		3.20	3.61		0.126	0.142	
H		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
a		0°	8°		0°	8°	
N		28			28		
CP			0.10			0.004	

Figure 15. SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package outline




Note: Drawing is not to scale.

Table 14. SH – 4-pin SNAPHAT housing for 48mAh battery & crystal, package mech. data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

Figure 16. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package outline



Note: Drawing is not to scale.

Table 15. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package mech. data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			10.54			0.415
A1		8.00	8.51		0.315	0.335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	0.710
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

10 Part numbering

Table 16. Ordering information scheme

Example:	M48T	58	-70	MH	1	E
Device type						
M48T						
Supply voltage and write protect voltage						
58 ⁽¹⁾ = $V_{CC} = 4.75$ to $5.5V$; $V_{PFD} = 4.5$ to $4.75V$						
58Y = $V_{CC} = 4.5$ to $5.5V$; $V_{PFD} = 4.2$ to $4.5V$						
Speed						
-70 = 70ns						
Package						
PC = PCDIP28						
MH ⁽²⁾ = SOH28						
Temperature range						
1 = 0 to 70°C						
Shipping method						

For SOH28:

blank = Tubes (Not for New Design - Use E)

E = Lead-free Package (ECOPACK), Tubes

F = Lead-free Package (ECOPACK), Tape & Reel

TR = Tape & Reel (Not for New Design - Use F)

For PCDIP28:

blank = Tubes

1. The M48T58 part is offered with the PCDIP28 (e.g., CAPHAT™) package only.
2. The SOIC package (SOH28) requires the SNAPHAT® battery package which is ordered separately under the part number "M4TXX-BR12SH" in plastic tube or "M4TXX-BR12SHTR" in Tape & Reel form (see [Table 17](#)).

Caution: Do not place the SNAPHAT battery package "M4TXX-BR12SH" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

Table 17. SNAPHAT battery table

Part Number	Description	Package
M4T28-BR12SH	Lithium Battery (48mAh) SNAPHAT	SH
M4T32-BR12SH	Lithium Battery (120mAh) SNAPHAT	SH

www.BDTIC.com/ST

11 Revision history

Table 18. Document revision history

Date	Revision	Changes
Jul-1999	1.0	First Issue
27-Jul-2000	1.1	Century Bit and Battery Low Flag Paragraphs added; Power Down/Up AC Characteristics Table and Waveforms changed (Table 10 , Figure 12)
04-Jun-2001	2.0	Reformatted; temperature information added (Table 9 , 3 , 4 , 10 , 11)
31-Jul-2001	2.1	Formatting changes from recent document review findings
20-May-2002	2.2	Modify reflow time and temperature footnotes (Table 6)
01-Apr-2003	3.0	v2.2 template applied; test condition updated (Table 11)
17-Jul-2003	3.1	Update "Battery Low Flag" information
02-Apr-2004	4.0	Reformatted; update Lead-free packaging information (Table 6 , 16)
30-Aug-2007	5.0	Reformatted; added lead-free second level interconnect information to cover page and Section 9: Package mechanical data ; updated Table 9 .

www.BDTIC.com/ST

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

