

## 5.0V or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER<sup>®</sup> SRAM

### Features

- Integrated, ultra low power SRAM, power-fail control circuit, and battery
- READ cycle time equals WRITE cycle time
- Battery low flag (BOK)
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltage: (V<sub>PFD</sub> = Power-fail deselect voltage)
   M48Z35AV: 2.7V ≤ V<sub>PFD</sub> ≤ 3.0V
- Self-contained battery in the CAPHAT<sup>™</sup> DIP package
- Packaging includes a 28-lead SOIC and SNAPHAT<sup>®</sup> top (to be ordered separately)
- Pin and function compatible with JEDEC standard 32Kbit x8 SRAMs
- SOIC package provides direct contection of SNAPHAT top which contains the battery
- RoHS compliant
  - Lead-free second level interconnect



www.st.com

## Contents

1	Summary
2	Operating modes
	2.1 Read mode
	2.2 Write mode
	2.3 Data retention mode 11
	2.4 V <sub>CC</sub> noise and negative going transients
3	Maximum rating
4	DC and AC parameters 15
5	Package mechanical data 18
6	Part numbering
7	Revision history BDT IC. COM/ST 23



## List of tables

Signal names
Operating modes
Read mode AC characteristics
Write mode AC characteristics 11
Absolute maximum ratings 14
Operating and AC measurement conditions15
Capacitance
DC characteristics
Power down/up AC characteristics
Power down/up trip points DC characteristics
PMDIP28 – 28-pin plastic DIP, battery CAPHAT <sup>™</sup> , pack. mech. data
SOH28 – 28-lead plastic small outline, battery SNAPHAT, pack. mech. data 19
SH – 4-pin SNAPHAT housing for 48mAh battery, pack. mech. data
SH – 4-pin SNAPHAT housing for 120 mAh battery, pack. mech. data
Ordering information scheme
SNAPHAT battery table
Document revision history

# www.BDTIC.com/ST

## List of figures

Figure 1.	Logic diagram	. 5
Figure 2.	DIP connections	. 6
Figure 3.	SOIC connections	
Figure 4.	Block diagram	. 7
Figure 5.	Read mode AC waveforms	. 9
Figure 6.	Write enable controlled, write mode AC waveforms	10
Figure 7.	Chip enable controlled, write mode AC waveforms	10
Figure 8.	BOK check routine example	12
Figure 9.	Supply voltage protection	13
Figure 10.	AC measurement load circuit	15
Figure 11.	Power down/up mode AC waveforms	16
Figure 12.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline	18
Figure 13.	SOH28 – 28-lead plastic small outline, battery SNAPHAT, package outline	19
Figure 14.	SH – 4-pin SNAPHAT housing for 48mAh battery, package outline	20
Figure 15.	SH – 4-pin SNAPHAT housing for 120mAh battery, package outline	21

# www.BDTIC.com/ST

### 1 Summary


The M48Z35AV ZEROPOWER<sup>®</sup> RAM is a 32Kbit x 8, non-volatile static RAM that integrates power-fail deselect circuitry and battery control logic on a single die. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory solution.

The M48Z35AV is a non-volatile pin and function equivalent to any JEDEC standard 32K x8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed. The 28 pin 600mil DIP CAPHAT<sup>™</sup> houses the M48Z35AV silicon with a long life lithium button cell in a single package.

The 28-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT<sup>®</sup> housing containing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form.

For the 28-lead SOIC, the battery package (e.g., SNAPHAT) part number is "M4Z28-BR00SH1."




#### Figure 1. Logic diagram


Signal names	
A0-A14	Address inputs
DQ0-DQ7	Data inputs / outputs
Ē	Chip enable input
G	Output enable input
$\overline{W}$	WRITE enable input
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground








#### Figure 3. SOIC connections



#### Figure 4. Block diagram



# www.BDTIC.com/ST



## 2 Operating modes

The M48Z35AV also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single power supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately  $V_{SO}$ , the control circuitry connects the battery which maintains data until valid power returns.

	operanig mease					
Mode	v <sub>cc</sub>	Ē	G	W	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby
WRITE	3.0 to 3.6V	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	3.0 10 3.0 V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	VIH	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	High Z	Battery back-up mode

#### Table 2. Operating modes

1. See Table 10 on page 17 for details.

Note:


#### $X = V_{IH}$ or $V_{IL}$ ; $V_{SO} = Battery$ back-up switchover voltage.

## 2.1 Read mode BDT C C Frable) Stight E (C

The M48Z35AV is in the READ Mode whenever  $\overline{W}$  (White Enable) anigh,  $\overline{E}$  (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 264,144 locations in the static storage array. Thus, the unique address specified by the 15 Address Inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the Chip Enable Access time ( $t_{ELQV}$ ) or Output Enable Access time ( $t_{GLQV}$ ).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for Output Data Hold time ( $t_{AXQX}$ ) but will go indeterminate until the next Address Access.

#### Figure 5. Read mode AC waveforms



Note: WRITE enable  $(\overline{W}) = High$ .

	Table 3.	Read mode AC charact	eristics
--	----------	----------------------	----------

		M48Z35AV		
Symbol	Parameter <sup>(1)</sup>	-1	-100	
	MANANA ROTIC	Min		
t <sub>AVAV</sub>			5	ns
t <sub>AVQV</sub>	Address valid to output valid		100	ns
t <sub>ELQV</sub>	Chip enable low to output valid		100	ns
t <sub>GLQV</sub>	Output enable low to output valid		50	ns
t <sub>ELQX</sub> <sup>(2)</sup>	Chip enable low to output transition	10		ns
t <sub>GLQX</sub> <sup>(2)</sup>	Output enable low to output transition	5		ns
t <sub>EHQZ</sub> <sup>(2)</sup>	Chip enable high to output Hi-Z		50	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	Output enable high to output Hi-Z		40	ns
t <sub>AXQX</sub>	Address transition to output transition	10		ns

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 3.0$  to 3.6V (except where noted).

2.  $C_L = 5pF$  (see *Figure 10 on page 15*).


### 2.2 Write mode

The M48Z35AV is in the WRITE Mode whenever  $\overline{W}$  and  $\overline{E}$  are low. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of t<sub>EHAX</sub> from Chip Enable or t<sub>WHAX</sub> from WRITE Enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t<sub>DVWH</sub> prior to the end of WRITE and remain valid for t<sub>WHDX</sub> afterward.  $\overline{G}$  should be kept high during

www.bdtic.com/ST


57

WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.









		M482	235AV	
Symbol	Parameter <sup>(1)</sup>	-1	-100	
		Min	Max	
t <sub>AVAV</sub>	WRITE cycle time	100		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		ns
t <sub>AVEL</sub>	Address valid to chip enable low	0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	80		ns
t <sub>ELEH</sub>	Chip enable low to chip enable high	80		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	10		ns
t <sub>EHAX</sub>	Chip enable high to address transition	10		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	50		ns
t <sub>DVEH</sub>	Input valid to chip enable high	50		ns
t <sub>WHDX</sub>	WRITE enable high to input transition	5		ns
t <sub>EHDX</sub>	Chip enable high to input transition	5		ns
t <sub>WLQZ</sub> <sup>(2)(3)</sup>	WRITE enable low to output Hi-Z		50	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	80		ns
t <sub>AVEH</sub>	Address valid to chip enable high	80		ns
t <sub>WHQX</sub> <sup>(2)(3)</sup>	WRITE enable high to output transition	10		ns

Table 4.Write mode AC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 3.0$  to 3.6V (except where noted).

2.  $C_{L} = 5pF$  (see Figure 1 70  $\mu$  ag 15

3. In a possibility simultaneously with  $\overline{W}$  going low, the outputs remaining the high impedance state.

### 2.3 Data retention mode

With valid V<sub>CC</sub> applied, the M48Z35AV operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PFD</sub> (max), V<sub>PFD</sub> (min) window. All outputs become high impedance, and all inputs are treated as "Don't care."

Note:

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}(min)$ , the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48Z35AV may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery which preserves data. The internal button cell will maintain data in the M48Z35AV for an accumulated period of at least 10 years (at 25°C) when  $V_{CC}$  is less than  $V_{SO}$ .


As system power returns and V<sub>CC</sub> rises above V<sub>SO</sub>, the battery is disconnected, and the power supply is switched to external V<sub>CC</sub>. Write protection continues until V<sub>CC</sub> reaches V<sub>PFD</sub>(min) plus t<sub>REC</sub>(min). Normal RAM operation can resume t<sub>REC</sub> after V<sub>CC</sub> exceeds V<sub>PFD</sub>(max).



Also, as  $V_{CC}$  rises, the battery voltage is checked. If the voltage is less than approximately 2.5V, an internal Battery Not OK ( $\overline{BOK}$ ) flag will be set. The  $\overline{BOK}$  flag can be checked after power up. If the  $\overline{BOK}$  flag is set, the first WRITE attempted will be blocked. The flag is automatically cleared after the first WRITE, and normal RAM operation resumes. *Figure 8* illustrates how a  $\overline{BOK}$  check routine could be structured.

For more information on Battery Storage Life refer to the Application Note AN1012.

#### Figure 8. BOK check routine example




### 2.4 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1µF (see *Figure 9*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V<sub>CC</sub> that drive it to values below V<sub>SS</sub> by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V<sub>CC</sub> to V<sub>SS</sub> (cathode connected to V<sub>CC</sub>, anode to V<sub>SS</sub>). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount).





## 3 Maximum rating

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit	
T <sub>A</sub>	Ambient operating temperature	0 to 70	°C	
		SNAPHAT <sup>®</sup> top	-40 to 85	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)	CAPHAT <sup>®</sup> DIP	-40 to 85	°C
		SOIC	-55 to 125	°C
T <sub>SLD</sub> <sup>(1)(2)</sup>	Lead solder temperature for 10 seconds	260	°C	
V <sub>IO</sub>	Input or output voltages	-0.3 to 4.6	V	
V <sub>CC</sub>	Supply voltage	-0.3 to 4.6	V	
Ι <sub>Ο</sub>	Output current	20	mA	
P <sub>D</sub>	Power dissipation		1	W

 Table 5.
 Absolute maximum ratings

1. For DIP package: Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

2. For SO hackage, Lead-ine (Pb-free lead ini h: Reflow a pear temperature of 20°C total thermal budge not to exceed 2.5°C or greater thin 30 seconds)

**Caution:** Negative undershoots below –0.3V are not allowed on any pin while in the battery back-up mode.

Caution: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.



### 4 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in *Table 6: Operating and AC measurement conditions*. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.


Parameter	M48Z35AV	Unit	
Supply voltage (V <sub>CC</sub> )	3.0 to 3.6	V	
Ambient operating temperature (T <sub>A</sub> )	0 to 70	°C	
Load capacitance (C <sub>L</sub> )	50	pF	
Input rise and fall times	≤ 5	ns	
Input pulse voltages	0 to 3	V	
Input and output timing ref. voltages	1.5	V	

#### Table 6. Operating and AC measurement conditions

Note:

Output Hi-Z is defined as the point where data is no longer driven.

### Figure 10. AC measurement load circuit



#### Note: 50pF for M48Z35AV.

#### Table 7. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance		10	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / output capacitance		10	pF

1. Effective capacitance measured with power supply at 5V. Sampled only, not 100% tested.

2. At 25°C, f = 1MHz.

3. Outputs deselected.





	Do characterístics				
Symbol	Parameter	Test condition <sup>(1)</sup>	Min	Мах	Unit
۱ <sub>LI</sub> (2)	Input leakage current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I <sub>LO</sub> ((2)	Output leakage current	$0V \le V_{OUT} \le V_{CC}$		±5	μA
I <sub>CC</sub>	Supply current	Outputs open		50	mA
I <sub>CC1</sub>	Supply current (TTL standby)	$\overline{E} = V_{IH}$		3	mA
I <sub>CC2</sub>	Supply current (CMOS standby)	$\overline{E} = V_{CC} - 0.2V$		3	mA
V <sub>IL</sub>	Input low voltage		-0.3	0.8	V
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -1mA	2.4		V

#### Table 8.DC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 3.0$  to 3.6V (except where noted).

2. Outputs deselected.





#### Table 9. Power down/up AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Мах	Unit
t <sub>PD</sub>	$\overline{E}$ or $\overline{W}$ at $V_{IH}$ before power down	0		μs
t <sub>F</sub> <sup>(2)</sup>	$t_{F}^{(2)}$ V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> fall time			μs
t <sub>FB</sub> <sup>(3)</sup>	$V_{PFD}$ (min) to $V_{SS}V_{CC}$ fall time	10		μs
t <sub>R</sub>	$V_{PFD}$ (min) to $V_{PFD}$ (max) $V_{CC}$ rise time	10		μs
t <sub>RB</sub>	t <sub>RB</sub> V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> rise time			μs
t <sub>rec</sub>	V <sub>PFD</sub> (max) to inputs recognized	40	200	ms

1. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 3.0$  to 3.6V (except where noted).

V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200µs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

3.  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.



Symbol	Parameter <sup>(1)(2)</sup>	Min	Тур	Max	Unit
V <sub>PFD</sub>	Power-fail deselect voltage	2.7	2.9	3.0	V
V <sub>SO</sub>	Battery back-up switchover voltage   V <sub>PFD</sub> - 100mV		V		
t <sub>DR</sub> <sup>(3)</sup>	Expected data retention time	10			YEARS

#### Table 10. Power down/up trip points DC characteristics

1. All voltages referenced to  $V_{SS}$ .

2. Valid for ambient operating temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 3.0$  to 3.6V (except where noted).


3. At  $25^{\circ}$ C, V<sub>CC</sub> = 0V.

# www.BDTIC.com/ST

### 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK<sup>®</sup> packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 12. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline




Note:

Table 11. PMDIP28 – 28-pin plastic DIP, battery CAPHAT™, pack. mech. data

Cumhal	mm			inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
E		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3		29.72	36.32		1.170	1.430
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28			28	






### Figure 13. SOH28 – 28-lead plastic small outline, battery SNAPHAT, package outline

Note: Drawing is not to scale.

Table 12.	SOH28 – 28-lead plastic small outline, battery SNAPHAT, pack. mech.
	data

	uala			1		
Symbol	mm			inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			3.05		T	0.120
	W R	0.05	0.36	n/	2.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.51		0.014	0.020
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
е	1.27	-	-	0.050	-	-
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
а		0°	8°		0°	8°
Ν		28			28	
CP			0.10			0.004

Figure 14. SH – 4-pin SNAPHAT housing for 48mAh battery, package outline



Note: Drawing is not to scale.

Table 13.	SH – 4-pin SNAPHAT	housing for 48mAh	battery, pack. mech. data
-----------	--------------------	-------------------	---------------------------

Symbol		mm		inches		
Symbol	Тур	Min	Max	Тур	Min	Max
A			9.78			0.385
A1		0.73	7.24		20	0.285
V∕2VV	W.D	6. 18	6.99	<b>OII</b> 7	0.255	0.275
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090




Figure 15. SH – 4-pin SNAPHAT housing for 120mAh battery, package outline


Note: Drawing is not to scale.

Table 14.	SH – 4-pin SNAPHAT housing for 120 mAh battery, pack. mech. data

Symb		mm			inches	
Synb	Тур	Min	Max	Тур	Min	Max
A			10.54			0.415
A1		8. JU	8.51		0.315	0.335
	W.D	7.24	8.00		0.285	0.315
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	0.710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090



## 6 Part numbering



For PCDIP28: blank = tubes

- The SOIC package (SOH28) requires the SNAPHAT<sup>®</sup> battery package which is ordered separately under the part number "M4Zxx-BR00SH1" in plastic tubes (see *Table 16*).
- **Caution:** Do not place the SNAPHAT battery package "M4Zxx-BR00SH1" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

Table 16.	SNAPHAT	battery table
-----------	---------	---------------

Part number	Description	Package
M4Z28-BR00SH1	Lithium battery (48mAh) SNAPHAT	SH
M4Z32-BR00SH1	Lithium battery (120mAh) SNAPHAT	SH



## 7 Revision history

### Table 17. Document revision history

Date	Revision	Changes	
Sep-1999	1.0	First Issue	
20-Apr-2000	1.1	SH and SH28 packages for 2-pin and 2-socket removed	
22-Jun-2001	2.0	Reformatted; added temperature information (Table 7, 8, 3, 4, 9, 10)	
05-Jul-2001	2.1	Removed reference to "Crystal" in Features Summary	
17-Dec-2001	2.2	Changed speed grade designator to "-10" (Table 15)	
29-May-2002	2.3	Modified reflow time and temperature footnotes (Table 5)	
03-Oct-2002	2.4	Update V <sub>CC</sub> for Supply Voltage (Table 5)	
07-Nov-2002	2.5	Update Absolute Maximum Ratings (Table 5)	
02-Apr-2003	3.0	v2.2 template applied; test condition updated (Table 10)	
24-Mar-2004	4.0	Reformatted; updated Lead-free information (Table 5, 15)	
09-Jun-2005	5	Removal of SNAPHAT, Industrial temperature sales types ( <i>Table 3, 4, 5, 6, 8, 9, 10, 15</i> )	
05-Nov-2007	6	Reformatted document; added lead-free second level interconnect information to cover page and <i>Section 5: Package mechanical data</i> ; removed M48Z35AY and references throughout document; updated <i>Table 2, 3, 4, 5, 6, 8, 9, 15</i> and <i>16</i> .	

# www.BDTIC.com/ST

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN STOTELING AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AN D/CR SALE OF ST PRODUCTS IN LUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHINTATILITY FITHERS FOR A PARTICULAR PURPOSE (NO) THE REQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

