

General Description

The MAX817/MAX818/MAX819 microprocessor (µP) supervisory circuits simplify power-supply monitoring, battery control, and chip-enable gating in µP systems by reducing the number of components required. These devices are designed for use in +5V-powered systems. Low supply current (11µA typical) and small package size make these devices ideal for portable applications. The MAX817/MAX818/MAX819 are specifically designed to ignore fast transients on Vcc. Other supervisory functions include active-low reset, backupbattery switchover, watchdog input, battery freshness seal, and chip-enable gating. The Selector Guide below lists the specific functions available from each device.

These devices offer two pretrimmed reset threshold voltages for ±5% or ±10% power supplies: 4.65V for the L versions and 4.40V for the M versions. The MAX817/ MAX818/MAX819 are available in space-saving µMAX packages, as well as 8-pin DIP/SO.

Selector Guide

FEATURE	MAX817 L/M	MAX818 L/M	MAX819 L/M
Active-Low Reset	~	~	V
Backup-Battery Switchover	~	~	~
Power-Fail Comparator	V	_	V
Watchdog Input	~	~	_
Battery Freshness Seal	~	~	~
Manual Reset Input	_	_	V
Chip-Enable Gating	_	~	_
Pin-Package	8-DIP/SO/ µMAX	8-DIP/SO/ µMAX	8-DIP/SO/ µMAX
Low-Power, Pin- Compatible Upgrades for:	MAX690A/ MAX692A	_	MAX703/ MAX704

Applications

Battery-Powered Computers and Controllers **Embedded Controllers** Intelligent Instruments Critical µP Monitoring Portable Equipment

Typical Operating Circuit appears at end of data sheet.

*Patents Pending

Features

- ♦ Precision Supply-Voltage Monitor: 4.65V (MAX81 L) 4.40V (MAX81_M)
- ♦ 11µA Quiescent Supply Current
- ♦ 200ms Reset Time Delay
- Watchdog Timer with 1.6sec Timeout (MAX817/MAX818)
- Battery-Backup Power Switching; Battery Voltage Can Exceed Vcc
- ♦ Battery Freshness Seal
- ♦ On-Board, 3ns Gating of Chip-Enable Signals (MAX818)
- ♦ Uncommitted Voltage Monitor for Power-Fail or Low-Battery Warning (MAX817/MAX819)
- ♦ Manual Reset Input (MAX819)

Ordering Information

PART [†]	TEMP. RANGE	PIN-PACKAGE
MAX817_CPA	0°C to +70°C	8 Plastic DIP
MAX817_CSA	0°C to +70°C	8 SO
MAX817_CUA	0°C to +70°C	8 µMAX


Ordering Information continued on last page.

†These parts offer a choice of reset threshold voltage. From the table below, select the suffix corresponding to the desired threshold and insert it into the blank to complete the part number.

Devices are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering.

SUFFIX	RESET THRESHOLD (V)		
L	4.65		
M	4.40		

Pin Configurations



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

0.3V to +6.0V
0.3V to $(V_{CC} + 0.3V)$
1A
250mA
250mA
50mA
25mA
250mA
25mA
10sec

Continuous Power Dissipation ($I_A = +$	
Plastic DIP (derate 9.09mW/°C above	
SO (derate 5.88mW/°C above +70°C	
μMAX (derate 4.10mW/°C above +70	0°C)330mW
Operating Temperature Ranges	
MAX81C_A	0°C to +70°C
MAX81E_A	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec).	+300°C

Note 1: The input voltage limits on PFI and WDI may be exceeded (up to 12V V_{IN}) if the current into these pins is limited to less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +4.75V \text{ to } +5.5V \text{ for MAX81_L}, V_{CC} = +4.5V \text{ to } +5.5V \text{ for MAX81_M}, V_{BATT} = 2.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Operating Voltage Range, Vcc, VBATT (Note 2)				0		5.5	V	
Supply Current (excluding I _{OUT})	ISUPPLY	As applicable; $\overline{\text{CE}}$ IN = 0V,	MAX81C		11	45	μΑ	
Supply Current (excluding 1001)	ISUPPLY	WDI and MR unconnected	MAX81E		11	60	μ/ τ	
Supply Current in Battery-			$T_A = +25^{\circ}C$		0.05	1.0	μΑ	
Backup Mode (excluding IOUT)		VCC = 0V	$T_A = T_{MIN}$ to T_{MAX}			5.0		
			T _A = +25°C	-0.10		0.02		
BATT Standby Current (Note 3)		5.5V > V _{CC} > (V _{BATT} + 0.2V)	$T_A = T_{MIN}$ to T_{MAX}	-1.00		0.02	μΑ	
BATT Leakage Current, Freshness Seal Enabled		V _{CC} = 0V, V _{OUT} = 0V				1	μА	
V _{OUT} Output		IOUT = 5mA		V _{CC} - 0.05	V _{CC} - 0.025		V	
Vog Output		I _{OUT} = 50mA	I _{OUT} = 50mA		V _{CC} - 0.25		- V	
V _{CC} to OUT On-Resistance					5	10	Ω	
BATT to OUT On-Resistance					100		Ω	
V _{OUT} in Battery-Backup Mode		I _{OUT} = 250μA, V _{CC} < (V _{BATT} - 0.2V)		VBATT - 0.1	VBATT - 0.02		V	
Battery Switch Threshold		VCC < VRST Power-up Power-down			20		mV	
(VCC - VBATT)				Power-down -20		-20		IIIV
Battery Switchover Hysteresis					40		mV	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.75V \text{ to } +5.5V \text{ for MAX81_L}, V_{CC} = +4.5V \text{ to } +5.5V \text{ for MAX81_M}, V_{BATT} = 2.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.)

VCC < VRST(MIN), ISINK = 3.2mA MAX81C, VCC = 1V, VCC falling, VBATT = 0V, ISINK = 50μA MAX81E, VCC = 1.2V, VCC falling, VBATT = 0V, ISINK = 100μA VCC to RESET Delay From VRST, VCC falling at 10V/ms Watchdog Timeout Period twD WDI Pulse Width twDI VIL = 0.4V, VIH = 0.8VCC WDI Input Threshold (Note 4) VIL VIH VCC = 5V WDI Input Current (Note 5) WDI = GND, time average POWER-FAIL COMPARATOR (MAX817/MAX819 only)	4.50 4.25	4.65		
Reset Threshold VRST		4.65		
Reset Threshold Hysteresis Reset Timeout Period TRP VOH VCC > VRST(MAX), ISOURCE = 800µA VCC < VRST(MIN), ISINK = 3.2mA MAX81_C, VCC = 1V, VCC falling, VBATT = 0V, ISINK = 50µA MAX81_E, VCC = 1.2V, VCC falling, VBATT = 0V, ISINK = 100µA VCC to RESET Delay From VRST, VCC falling at 10V/ms Watchdog Timeout Period WDI Pulse Width WDI Pulse Width WDI Input Threshold (Note 4) WDI Input Current (Note 5) WDI = O.4V, VIH = 0.8VCC WDI Input Current (Note 5) WDI = GND, time average WDI = GND, time average	4.25		4.75	V
Reset Timeout Period TRP VCC > VRST(MAX), ISOURCE = 800μA		4.40	4.50	V
Voh Vcc > Vrst(Max), Isource = 800μA		25		mV
VCC < VRST(MIN), ISINK = 3.2mA MAX81C, VCC = 1V, VCC falling, VBATT = 0V, ISINK = 50μA MAX81E, VCC = 1.2V, VCC falling, VBATT = 0V, ISINK = 100μA VCC to RESET Delay From VRST, VCC falling at 10V/ms Watchdog Timeout Period twD WDI Pulse Width twDl VIL = 0.4V, VIH = 0.8VCC WDI Input Threshold (Note 4) VIL VIH VCC = 5V WDI Input Current (Note 5) WDI = GND, time average POWER-FAIL COMPARATOR (MAX817/MAX819 only)	140	200	280	ms
RESET Output Voltage VOL MAX81C, VCC = 1V, VCC falling, VBATT = 0V, ISINK = 50μA MAX81E, VCC = 1.2V, VCC falling, VBATT = 0V, ISINK = 100μA MAX81E, VCC = 1.2V, VCC falling, VBATT = 0V, ISINK = 100μA VCC to RESET Delay From VRST, VCC falling at 10V/ms Watchdog Timeout Period twD WDI Pulse Width twDI VIL VIL = 0.4V, VIH = 0.8VCC WDI Input Threshold (Note 4) VCC = 5V WDI = VCC, time average WDI = GND, time average WDI = GND, time average	V _C C - 1.5			
V _{OL} V _{BATT} = 0V, I _{SINK} = 50μA MAX81E, V _{CC} = 1.2V, V _{CC} falling, V _{BATT} = 0V, I _{SINK} = 100μA V _{CC} to RESET Delay From V _{RST} , V _{CC} falling at 10V/ms Watchdog Timeout Period WDI Pulse Width V _{IL} = 0.4V, V _{IH} = 0.8V _{CC} WDI Input Threshold (Note 4) V _{IL} V _{IH} V _{CC} = 5V WDI = V _{CC} , time average WDI = GND, time average POWER-FAIL COMPARATOR (MAX817/MAX819 only)			0.4	
$V_{BATT} = 0V, I_{SINK} = 100\mu A$ $V_{CC} \text{ to } \overline{RESET} \text{ Delay} \qquad \qquad From V_{RST}, V_{CC} \text{ falling at } 10V/ms$ $Watchdog \text{ Timeout Period} \qquad twD$ $WDI \text{ Pulse Width} \qquad twDI \qquad V_{IL} = 0.4V, V_{IH} = 0.8V_{CC}$ $WDI \text{ Input Threshold (Note 4)} \qquad V_{CC} = 5V$ $WDI \text{ Input Current (Note 5)} \qquad WDI = V_{CC}, \text{ time average}$ $WDI = GND, \text{ time average}$ $POWER-FAIL COMPARATOR (MAX817/MAX819 only)$			0.3	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			0.3	
$ \begin{array}{c c} \text{WDI Pulse Width} & \text{twDI} & \text{VIL} = 0.4 \text{V}, \text{VIH} = 0.8 \text{VCC} \\ \hline \text{WDI Input Threshold (Note 4)} & \hline \text{VIL} & \\ \hline \text{WDI Input Current (Note 5)} & \hline \\ \hline \text{WDI = VCC, time average} \\ \hline \text{POWER-FAIL COMPARATOR (MAX817/MAX819 only)} \\ \hline \end{array} $		100		μs
	1.00	1.60	2.25	sec
WDI Input Threshold (Note 4) VIH VCC = 5V WDI = V _{CC} , time average WDI = GND, time average POWER-FAIL COMPARATOR (MAX817/MAX819 only)	50			ns
WDI Input Current (Note 5) WDI = V _{CC} , time average WDI = GND, time average POWER-FAIL COMPARATOR (MAX817/MAX819 only)			0.8	V
WDI Input Current (Note 5) WDI = GND, time average POWER-FAIL COMPARATOR (MAX817/MAX819 only)	3.5			
POWER-FAIL COMPARATOR (MAX817/MAX819 only)		120	160	
	-20	-15		μA
PFI Input Threshold VPFT	1.20	1.25	1.30	V
PFI Input Hysteresis		4		mV
PFI Input Current IPFI	-25	0.01	25	nA
PFO Output Voltage Vol. VPFI < 1.20V, ISINK = 3.2mA, VCC > 4.50V			0.4	V
VOH VPFI > 1.30V, ISOURCE = 40μA, VCC > 4.5V	Vcc - 1.5			V
PFO Short-Circuit Current VPFO = 0V		250	500	μΑ
MANUAL RESET INPUT (MAX819 only)				
MR Input Threshold	0.8			V
VIH			2.0	
MR Pulse Width	1			μs
MR Pulse that Would Not Cause a Reset		100		ns
MR to Reset Delay		120		ns
MR Pull-Up Resistance	45	63	85	kΩ

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = +4.75V \text{ to } +5.5V \text{ for MAX81_L}, V_{CC} = +4.5V \text{ to } +5.5V \text{ for MAX81_M}, V_{BATT} = 2.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CHIP-ENABLE GATING (MAX818 only)						
CE IN Leakage Current		Disable mode		±0.005	±1	μΑ
CE IN to CE OUT Resistance (Note 6)		Enable mode		40	150	Ω
CE OUT Short-Circuit Current (Reset Active)		Disable mode, CE OUT = 0V	0.1	0.75	2.0	mA
CE IN to CE OUT Propagation Delay (Note 7)		$50Ω$ source impedance driver, $C_{LOAD} = 50pF$		3	8	ns
CE OUT Output	Voh	$I_{OUT} = -100\mu A$, $V_{CC} = 0V$	V _{CC} - 1V			V
CE OOT Output	VOH	$I_{OUT} = -1\mu A$, $V_{CC} = 0V$, $V_{BATT} = 2.8V$	2.7			v
CE OUT Input Threshold	VIH	Vcc = 5V			0.8	V
CE OOT IIIput Tillesiloid	VIL	VOC - 3V	3.5			V
RESET to CE OUT Delay		Power-down		15		μs

- Note 2: Either VCC or VBATT can go to 0V if the other is greater than 2.0V.
- **Note 3:** "-" = battery-charging current, "+" = battery-discharging current.
- Note 4: WDI is internally serviced within the watchdog timeout period if WDI is left unconnected.
- Note 5: WDI input is designed to be driven by a three-stated output device. To float WDI, the "high-impedance mode" of the output device must have a maximum leakage current of 10μA and a maximum output capacitance of 200pF. The output device must also be able to source and sink at least 200μA when active.
- Note 6: The chip-enable resistance is tested with $V_{CC} = +4.75V$ for the MAX818L and $V_{CC} = +4.5V$ for the MAX818M. $V_{\overline{CE}} = +4.5V$ for the MAX818M.
- Note 7: The chip-enable propagation delay is measured from the 50% point at $\overline{\text{CE}}$ IN to the 50% point at $\overline{\text{CE}}$ OUT.


Typical Operating Characteristics


(VCC = +5V, VBATT = 3.0V, TA = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(VCC = +5V, VBATT = 3.0V, TA = +25°C, unless otherwise noted.)














Pin Description

PIN		NATE	FUNCTION		
MAX817	MAX818	MAX819	NAME	FUNCTION	
1	1	1	OUT	Supply Output for CMOS RAM. When VCC rises above the reset threshold or above VBATT, OUT is connected to VCC through an internal P-channel MOSFET switch. When VCC falls below VBATT, BATT connects to OUT.	
2	2	2	Vcc	Input Supply Voltage, +5V input.	
3	3	3	GND	Ground. 0V reference for all signals.	
4	_	4	PFI	Power-Fail Comparator Input. When VPFI is below VPFT or when VCC is below VBATT, PFO goes low; otherwise, PFO remains high (see <i>Power-Fail Comparator</i> section). Connect to ground if unused.	
_	4	_	CE IN	Chip-Enable Input. The input to the chip-enable gating circuit. Connect to ground if unused.	
5	_	5	PFO	Power-Fail Comparator Output. When PFI is less than V _{PFT} or when V _{CC} is below V _{BATT} , PFO goes low; otherwise PFO remains high. PFO is also used to enable the battery freshness seal (see <i>Battery Freshness Seal</i> and <i>Power-Fail Comparator</i> sections).	
_	5	_	CE OUT	Chip-Enable Output. \overline{CE} OUT goes low only if \overline{CE} IN is low while reset is not asserted. If \overline{CE} IN is low when reset is asserted, \overline{CE} OUT will remain low for 15µs or until \overline{CE} IN goes high, whichever occurs first. \overline{CE} OUT is pulled up to OUT in battery-backup mode. \overline{CE} OUT is also used to enable the battery freshness seal (see <i>Battery Freshness Seal</i> section).	
6	6	_	WDI	Watchdog Input. If WDI remains either high or low for longer than the w dog timeout period, the internal watchdog timer runs out and a reset is gered. If WDI is left unconnected or is connected to a high-impedance three-state buffer, the watchdog feature is disabled. The internal watch timer clears whenever reset is asserted, WDI is three-stated, or WDI se ing or falling edge. The WDI input is designed to be driven by a three-soutput device with a maximum high-impedance leakage current of 10µ maximum output capacitance of 200pF. The output device must also b ble of sinking and sourcing 200µA when active.	
_	_	6	MR	Manual Reset Input. A logic low on \overline{MR} asserts reset. Reset remains assert for as long as \overline{MR} is held low and for 200ms after \overline{MR} returns high. The according input has an internal 63k Ω pull-up resistor. It can be driven from a TT CMOS-logic line or shorted to ground with a switch. Leave open, or conn VCC if unused.	
7	7	7	RESET	Active-Low Reset Output. Pulses low for 200ms when triggered and remains low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for 200ms after V_{CC} rises above the reset threshold, the watchdo triggers a reset, or \overline{MR} goes low to high.	
8	8	8	BATT	Backup-Battery Input. When VCC falls below VBATT, OUT switches from VCC to BATT. When VCC rises above VBATT, OUT reconnects to VCC.	

NIXIN




Figure 1. Functional Diagram

Detailed Description

General Timing Characteristics

Designed for 5V systems, the MAX817/MAX818/ MAX819 provide a number of microprocessor (μP) supervisory functions (see the *Selector Guide* on the first page). Figure 2 shows the typical timing relationships of the various outputs during power-up and power-down with typical VCC rise and fall times.

RESET Output

A μP's reset input starts the μP in a known state. The MAX817/MAX818/MAX819 μP supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. RESET is guaranteed to be a logic low for 0V < V_{CC} < V_{RST} if V_{BATT} is greater than 1V. Without a backup battery (V_{BATT} = GND) RESET is guaranteed valid for V_{CC} \geq 1V. Once V_{CC} exceeds the reset threshold an internal timer keeps RESET low for the reset timeout period, t_{RP}. After this interval RESET returns high (Figure 2).

If a brownout condition occurs (VCC drops below the reset threshold), RESET goes low. Each time RESET is asserted it stays low for at least the reset timeout period. Any time VCC goes below the reset threshold the internal timer clears. The reset timer starts when VCC returns above the reset threshold. RESET both sources and sinks current.

Manual Reset Input (MAX819)

Many μP -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. On the MAX819, a logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{RP} (200ms) after it returns high.




Figure 2. Power-Up and Power-Down Timing

During the reset timeout period (tRP), $\overline{\text{MR}}$'s state is ignored if the battery freshness seal is enabled. $\overline{\text{MR}}$ has an internal $63\text{k}\Omega$ pull-up resistor, so it can be left open if not used. This input can be driven with TTL/CMOSlogic levels or with open-drain/collector outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to GND to create a manual reset function; external debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or the device is used in a noisy environment, connect a $0.1\mu\text{F}$ capacitor from $\overline{\text{MR}}$ to GND to provide additional noise immunity.

Note that $\overline{\text{MR}}$ must be high or open to enable the battery freshness seal. Once the battery freshness seal is enabled its operation is unaffected by $\overline{\text{MR}}$.

Battery Freshness Seal

The MAX817/MAX818/MAX819 battery freshness seal disconnects the backup battery from internal circuitry and OUT until it is needed. This allows an OEM to ensure that the backup battery connected to BATT will be fresh when the final product is put to use. To enable the freshness seal on the MAX817 and MAX819:

- 1) Connect a battery to BATT.
- 2) Ground PFO.
- Bring VCC above the reset threshold and hold it there until reset is deasserted following the reset timeout period.
- 4) Bring VCC down again (Figure 3).

Use the same procedure for the MAX818, but ground $\overline{\text{CE}}$ OUT instead of $\overline{\text{PFO}}$. Once the battery freshness seal is enabled (disconnecting the backup battery from internal circuitry and anything connected to OUT), it remains enabled until VCC is brought above VRST.




Figure 3. Battery Freshness Seal Timing



On the MAX819, $\overline{\text{MR}}$ must be high or open to enable the battery freshness seal. Once the battery freshness seal is enabled its operation is unaffected by $\overline{\text{MR}}$.

Watchdog Input (MAX817/MAX818)

In the MAX817/MAX818, the watchdog circuit monitors the μ P's activity. If the μ P does not toggle the watchdog input (WDI) within twD (1.6sec), reset asserts. The internal 1.6sec timer is cleared by either a reset pulse or by toggling WDI, which can detect pulses as short as 50ns. The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting (Figure 4).

To disable the watchdog function, leave WDI unconnected or three-state the driver connected to WDI. The watchdog input is internally driven low during the first 7/8 of the watchdog timeout period, then momentarily pulses high, resetting the watchdog counter. When WDI is left open-circuited, this internal driver clears the 1.6sec timer every 1.4sec. When WDI is three-stated or left unconnected, the maximum allowable leakage current is $10\mu A$ and the maximum allowable load capacitance is 200pF.

Chip-Enable Gating (MAX818)

Internal gating of the chip-enable (CE) signal prevents erroneous data from corrupting CMOS RAM in the event of an undervoltage condition. The MAX818 uses a series transmission gate from $\overline{\text{CE}}$ IN to $\overline{\text{CE}}$ OUT (Figure 5). During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from $\overline{\text{CE}}$ IN to $\overline{\text{CE}}$ OUT enables the MAX818 to be used with most μPs . If $\overline{\text{CE}}$ IN is low when reset asserts, $\overline{\text{CE}}$ OUT remains low for typically 15 μ s to permit the current write cycle to complete.

Chip-Enable Input (MAX818)

The CE transmission gate is disabled and $\overline{\text{CE}}$ IN is high impedance (disabled mode) while reset is asserted. During a power-down sequence when V_{CC} passes the reset threshold, the CE transmission gate disables and $\overline{\text{CE}}$ IN immediately becomes high impedance if the voltage at $\overline{\text{CE}}$ IN is high. If $\overline{\text{CE}}$ IN is low when reset asserts, the CE transmission gate will disable 15µs after reset asserts (Figure 6). This permits the current write cycle to complete during power-down.




Figure 4. Watchdog Timing




Figure 5. Chip-Enable Transmission Gate




Figure 6. Chip-Enable Timing

MIXIM

Any time a reset is generated, the CE transmission gate remains disabled and $\overline{\text{CE}}$ IN remains high impedance (regardless of $\overline{\text{CE}}$ IN activity) for the reset timeout period. When the CE transmission gate is enabled, the impedance of $\overline{\text{CE}}$ IN appears as a 40 Ω resistor in series with the load at $\overline{\text{CE}}$ OUT. The propagation delay through the CE transmission gate depends on V_{CC}, the source impedance of the drive connected to $\overline{\text{CE}}$ IN, and the loading on $\overline{\text{CE}}$ OUT (see *Typical Operating Characteristics*). The CE propagation delay is production tested from the 50% point on $\overline{\text{CE}}$ IN to the 50% point on $\overline{\text{CE}}$ OUT using a 50 Ω driver and a 50pF load capacitance (Figure 7). For minimum propagation delay, minimize the capacitive load at $\overline{\text{CE}}$ OUT and use a low-output-impedance driver.

Chip-Enable Output (MAX818)

When the CE transmission gate is enabled, the impedance of $\overline{\text{CE}}$ OUT is equivalent to a 40 Ω resistor in series with the source driving $\overline{\text{CE}}$ IN. In the disabled mode, the transmission gate is off and an active pull-up connects $\overline{\text{CE}}$ OUT to OUT (Figure 5). This pull-up turns off when the transmission gate is enabled.

+5V VCC BATT WAX818 TE IN CE IN CE OUT GND SOOPE-PROBE CAPACITANCE, STRAY CAPACITANCE, AND SCOPE-PROBE CAPACITANCE.

Figure 7. CE Propagation Delay Test Circuit

Power-Fail Comparator (MAX817/MAX819)

The MAX817/MAX819 PFI input is compared to an internal reference. If PFI is less than the power-fail threshold (VPFT), PFO goes low. The power-fail comparator is intended for use as an undervoltage detector to signal a failing power supply (Figure 8). However, the comparator does not need to be dedicated to this function because it is completely separate from the rest of the circuitry.

The power-fail comparator turns off and PFO goes low when VCC falls below VBATT. During the reset timeout period (t_{RP}), PFO is forced high, regardless of the state of VPFI (see Battery Freshness Seal section). If the comparator is unused, connect PFI to ground and leave PFO unconnected. PFO can be connected to MR on the MAX819 so that a low voltage on PFI will generate a reset (Figure 9). In this configuration, when the monitored voltage causes PFI to fall below VPFT, PFO pulls MR low, causing a reset to be asserted. Reset remains asserted as long as PFO holds MR low, and for trp (200ms) after PFO pulls MR high when the monitored supply is above the programmed threshold. When PFO is connected to MR. it is not possible to enable the battery freshness seal. Enabling the battery freshness seal requires MR to be high or open. Once the battery freshness seal is enabled, it is no longer affected by PFO's connection to $\overline{\mathsf{MR}}$.




Figure 8. Using the Power-Fail Comparator to Generate a Power-Fail Warning

Backup-Battery Switchover

In a brownout or power failure, it may be necessary to preserve the contents of RAM. With a backup battery installed at BATT, the MAX817/MAX818/MAX819 automatically switch RAM to backup power when V_{CC} falls. These devices require two conditions before switching to battery-backup mode: 1) V_{CC} must be below the reset threshold, and 2) V_{CC} must be below V_{BATT}. Table 1 lists the status of the inputs and outputs in battery-backup mode.

As long as VCC exceeds the reset threshold, OUT connects to VCC through a 5Ω PMOS power switch. Once VCC falls below the reset threshold, VCC or VBATT (whichever is higher) switches to OUT. When VCC falls below VRST and VBATT, BATT switches to OUT through an 80Ω switch.

Table 1. Input and Output Status in Battery-Backup Mode

SIGNAL	STATUS	
Vcc	Disconnected from V _{OUT} .	
Vout	Connected to VBATT through an internal 80Ω PMOS switch.	
VBATT	Connected to V_{OUT} . Current drawn from the battery is less than 1µA, as long as $V_{CC} < V_{BATT} - 0.2V$.	
VRESET	Logic low	
V _{WDI}	Watchdog timer is disabled.	
VCEOUT	Logic high. The open-circuit voltage is equal to Vout.	
VCEIN	High impedance	




Figure 9. Monitoring an Additional Supply by Connecting PFO to MR.

When V_{CC} exceeds the reset threshold, it is connected to the substrate, regardless of the voltage applied to BATT (Figure 10). During this time, the diode (D1) between BATT and the substrate will conduct current from BATT to V_{CC} if V_{BATT} is 0.6V greater than V_{CC}. When BATT connects to OUT, backup mode is activated and the internal circuitry is powered from the battery (Table 1). When V_{CC} is just below V_{BATT}, the current draw from BATT is typically 6 μ A. When V_{CC} drops to more than 1V below V_{BATT}, the internal switchover comparator shuts off and the supply current falls to less than 1 μ A.

Applications Information

The MAX817/MAX818/MAX819 are protected for typical short-circuit conditions of 10sec or less. Shorting OUT to ground for longer than 10sec destroys the device. Decouple V_{CC}, OUT, and BATT to ground by placing 0.1µF capacitors as close to the device as possible.




Figure 10. Backup-Battery-Switchover Block Diagram

Watchdog Input Current

The MAX817/MAX818 WDI inputs are internally driven through a buffer and series resistor from the watchdog counter (Figure 1). When WDI is left unconnected, the watchdog timer is serviced within the watchdog timeout period by a low-high-low pulse from the counter chain. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog timeout period, pulsing it low-high-low once within ⁷/8 of the watchdog timeout period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the timeout period, up to 150µA can flow into WDI.

Using a SuperCap™ as a Backup Power Source

SuperCaps are capacitors with extremely high capacitance values (on the order of 0.47F) for their size. Since BATT has the same operating voltage range as V_{CC}, and the battery switchover threshold voltages are typically ±30mV centered at V_{BATT}, a SuperCap and simple charging circuit can be used as a backup power source. Figure 11 shows a SuperCap used as a backup source.

If VCC is above the reset threshold and VBATT is 0.5V above VCC, current flows to OUT and VCC from BATT until the voltage at BATT is less than 0.5V above VCC. For example, if a SuperCap is connected to BATT through a diode to VCC, and VCC quickly changes from 5.4V to 4.9V, the capacitor discharges through OUT and VCC until VBATT reaches 5.1V typical. Leakage current through the SuperCap charging diode and the internal power diode eventually discharges the SuperCap to VCC. Also, if VCC and VBATT start from 0.1V above the reset threshold and power is lost at




Figure 11. Using a SuperCapTM as a Backup Power Source with $a + 5V \pm 10\%$ Supply

SuperCap is a trademark of Baknor Industries.

 $V_{\rm CC}$, the SuperCap on BATT discharges through $V_{\rm CC}$ until $V_{\rm BATT}$ reaches the reset threshold. Battery-backup mode is then initiated and the current through $V_{\rm CC}$ goes to zero.

Operation Without a Backup Power Source

The MAX817/MAX818/MAX819 were designed for battery-backed applications. If a backup battery is not used, connect V_{CC} to OUT, and connect BATT to ground.

Replacing the Backup Battery

The backup power source can be removed while V_{CC} remains valid, without danger of triggering a reset pulse, if BATT is decoupled with a 0.1µF capacitor to ground. As long as V_{CC} stays above the reset threshold, battery-backup mode cannot be entered.

Adding Hysteresis to the Power-Fail Comparator (MAX817/MAX819)

The power-fail comparator has a typical input hysteresis of 4mV. This is sufficient for most applications where a power-supply line is being monitored through an external voltage divider (see *Monitoring an Additional Supply*).

For additional noise margin, connect a resistor between \overline{PFO} and PFI, as shown in Figure 12. Select the ratio of R1 and R2 such that PFI sees V_{PFT} when V_{IN} falls to the




Figure 12. Adding Hysteresis to the Power-Fail Comparator

desired trip point (VTRIP). Resistor R3 adds hysteresis. It will typically be an order of magnitude greater than R1 or R2. The current through R1 and R2 should be at least 1 μ A to ensure that the 25nA (max) PFI input leakage current does not shift the trip point. R3 should be larger than 200k Ω to prevent it from loading down the PFO pin. Capacitor C1 adds additional noise rejection.

Monitoring an Additional Supply (MAX817/MAX819)

The MAX817/MAX819 µP supervisors can monitor either positive or negative supplies using a resistor voltage divider to PFI. PFO can be used to generate an interrupt to the µP or to trigger a reset (Figures 9 and 13).

Interfacing to µPs with Bidirectional Reset Pins

μPs with bidirectional reset pins, such as the Motorola 68HC11 series, can contend with the MAX817/MAX818/MAX819 RESET output. If, for example, the RESET output is driven high and the μP wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7k Ω resistor between the RESET output and the μP reset I/O, as in Figure 14. Buffer the RESET output to other system components.

Negative-Going Vcc Transients

These supervisors are relatively immune to short-duration, negative-going VCC transients (glitches) while issuing a reset to the μP during power-up, power-down, and brownout conditions. Therefore, resetting the μP when VCC experiences only small glitches is usually not desirable.

The *Typical Operating Characteristics* show a graph of Maximum Transient Duration vs. Reset Threshold Overdrive for which reset pulses are **not** generated. The graph was produced using negative-going V_{CC} pulses, starting at 3.3V and ending below the reset threshold by the magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a negative-going V_{CC} transient can typically have without triggering a reset pulse. As the amplitude of the transient increases (i.e., goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a V_{CC} transient that goes 100mV below the reset threshold and lasts for 135µs will not trigger a reset pulse.

A $0.1\mu F$ bypass capacitor mounted close to the VCC pin provides additional transient immunity.




Figure 13. Monitoring a Negative Voltage




Figure 14. Interfacing to μPs with Bidirectional Reset I/O

Watchdog Software Considerations (MAX817/MAX818)

To help the watchdog timer monitor software execution more closely, set and reset the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low. This technique avoids a "stuck" loop, in which the watchdog timer would continue to be reset within the loop, keeping the watchdog from timing out. Figure 15 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should "hang" in any subroutine, the problem would quickly be corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, triggering a reset or an interrupt. As described in the Watchdog Input Current section, this scheme results in higher average WDI input current than does the method of leaving WDI low for the majority of the timeout period and periodically pulsing it low-high-low.






Figure 15. Watchdog Flow Diagram

Typical Operating Circuit



_Pin Configurations (continued)



_Ordering Information (continued)

PART [†]	TEMP. RANGE	PIN-PACKAGE
MAX817_EPA	-40°C to +85°C	8 Plastic DIP
MAX817_ESA	-40°C to +85°C	8 SO
MAX818_CPA	0°C to +70°C	8 Plastic DIP
MAX818_CSA	0°C to +70°C	8 SO
MAX818_CUA	0°C to +70°C	8 µMAX
MAX818_EPA	-40°C to +85°C	8 Plastic DIP
MAX818_ESA	-40°C to +85°C	8 SO
MAX819_CPA	0°C to +70°C	8 Plastic DIP
MAX819_CSA	0°C to +70°C	8 SO
MAX819_CUA	0°C to +70°C	8 µMAX
MAX819_EPA	-40°C to +85°C	8 Plastic DIP
MAX819_ESA	-40°C to +85°C	8 SO

[†]These parts offer a choice of reset threshold voltage. From the table below, select the suffix corresponding to the desired threshold and insert it into the blank to complete the part number.


Devices are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering.

SUFFIX	RESET THRESHOLD (V)
L	4.65
M	4.40

TRANSISTOR COUNT: 719

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 2005 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products, Inc.