Introduction

This programming manual describes how to program the Flash memory of STM32F405xx, STM32F407xx, STM32F415xx, and STM32F417xx microcontrollers. For convenience, these will be referred to as STM32F40x and STM32F41x, throughout the document unless otherwise specified.

The STM32F40x and STM32F41x embedded Flash memory can be programmed using in-circuit programming or in-application programming.

The in-circuit programming (ICP) method is used to update the entire contents of the Flash memory, using the JTAG, SWD protocol or the boot loader to load the user application into the microcontroller. ICP offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

In contrast to the ICP method, in-application programming (IAP) can use any communication interface supported by the microcontroller (I/Os, USB, CAN, UART, I²C, SPI, etc.) to download programming data into memory. With IAP, the Flash memory can be re-programmed while the application is running. Nevertheless, part of the application has to have been previously programmed in the Flash memory using ICP.

The Flash interface implements instruction access and data access based on the AHB protocol. It implements a prefetch buffer that speeds up CPU code execution. It also implements the logic necessary to carry out Flash memory operations (program/erase). Program/erase operations can be performed over the whole product voltage range. Read/write protections and option bytes are also implemented.
Contents

1 Flash memory interface ........................................ 6
  1.1 Introduction ................................................. 6
  1.2 Main features ................................................ 6
  1.3 Flash memory ............................................... 7
  1.4 Read interface ............................................... 8
    1.4.1 Relation between CPU clock frequency and Flash memory read time ... 8
    1.4.2 Adaptive real-time memory accelerator (ART Accelerator™) .......... 9
  1.5 Erase and program operations .............................. 11
    1.5.1 Unlocking the Flash control register .................... 11
    1.5.2 Program/erase parallelism ................................ 12
    1.5.3 Erase .................................................... 12
    1.5.4 Programming ............................................. 13
    1.5.5 Interrupts .............................................. 13
  1.6 Option bytes ................................................ 14
    1.6.1 Description of user option bytes ....................... 14
    1.6.2 Programming user option bytes ........................ 15
    1.6.3 Read protection (RDP) .................................. 16
    1.6.4 Write protections ...................................... 17
  1.7 One-time programmable bytes ............................ 18
  1.8 Flash interface registers .................................. 19
    1.8.1 Flash access control register (FLASH_ACR) ............. 19
    1.8.2 Flash key register (FLASH_KEYR) ........................ 20
    1.8.3 Flash option key register (FLASH_OPTKEYR) ............ 20
    1.8.4 Flash status register (FLASH_SR) ....................... 21
    1.8.5 Flash control register (FLASH_CR) ..................... 22
    1.8.6 Flash option control register (FLASH_OPTCR) ........... 23
    1.8.7 Flash interface register map ........................... 24

2 Revision history .............................................. 26
List of tables

Table 1. Flash module organization ................................................................. 7
Table 2. Number of wait states according to CPU clock (HCLK) frequency (VOS = ‘1’) ............ 8
Table 3. Program/erase parallelism ................................................................. 12
Table 4. Option byte organization ................................................................. 14
Table 5. Description of the option bytes ....................................................... 14
Table 6. OTP part organization ..................................................................... 18
Table 7. Flash register map and reset values ................................................ 24
Table 8. Document revision history ............................................................... 26
List of figures

Figure 1. Flash memory interface connection inside system architecture ............................................ 6
Figure 2. Sequential 32-bit instruction execution .................................................................................. 10
Figure 3. RDP levels .............................................................................................................................. 17
Glossary

This section gives a brief definition of acronyms and abbreviations used in this document:

- The CPU core integrates two debug ports:
  - JTAG debug port (JTAG-DP) provides a 5-pin standard interface based on the Joint Test Action Group (JTAG) protocol.
  - SWD debug port (SWD-DP) provides a 2-pin (clock and data) interface based on the Serial Wire Debug (SWD) protocol.
    For both the JTAG and SWD protocols, please refer to the Cortex-M4F Technical Reference Manual.
- Word: data/instruction of 32-bit length.
- Half word: data/instruction of 16-bit length.
- Byte: data of 8-bit length.
- Double word: data of 64-bit length.
- IAP (in-application programming): IAP is the ability to reprogram the Flash memory of a microcontroller while the user program is running.
- ICP (in-circuit programming): ICP is the ability to program the Flash memory of a microcontroller using the JTAG protocol, the SWD protocol or the bootloader while the device is mounted on the user application board.
- I-Code: this bus connects the Instruction bus of the CPU core to the Flash instruction interface. Prefetch is performed on this bus.
- D-Code: this bus connects the D-Code bus (literal load and debug access) of the CPU to the Flash data interface.
- Option bytes: product configuration bits stored in the Flash memory.
- OBL: option byte loader.
- AHB: advanced high-performance bus.
- CPU: refers to the Cortex-M4F core.
1 Flash memory interface

1.1 Introduction

The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the 1 Mbyte (64 Kbit x 128 bits) Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms.

The Flash memory interface accelerates code execution with a system of instruction prefetch and cache lines.

1.2 Main features

- Flash memory read operations
- Flash memory program/erase operations
- Read / write protections
- Prefetch on I-Code
- 64 cache lines of 128 bits on I-Code
- 8 cache lines of 128 bits on D-Code

Figure 1 shows the Flash memory interface connection inside the system architecture.

Figure 1. Flash memory interface connection inside system architecture
1.3 Flash memory

The Flash memory has the following main features:

- Capacity up to 1 Mbyte
- 128 bits wide data read
- Byte, half-word, word and double word write
- Sector and mass erase
- Memory organization

The Flash memory is organized as follows:

- Main memory block containing 4 sectors of 16 Kbytes, 1 sector of 64 Kbytes, and 7 sectors of 128 Kbytes
- System memory used to boot the device in System memory boot mode.

This area is reserved for STMicroelectronics and contains the bootloader which is used to reprogram the Flash memory through one of the following interfaces: USART1, USART3, CAN2, USB OTG FS in Device mode (DFU: device firmware upgrade). The bootloader is programmed by ST when the device is manufactured, and protected against spurious write/erase operations.

- 512 OTP (one-time programmable) bytes for user data

The OTP area contains 16 additional bytes used to lock the corresponding OTP data block.

- Option bytes: read and write protections, BOR level, watchdog software/hardware and reset when the device is in Standby or Stop mode.

- Low power modes (for details refer to the Power control (PWR) section of the reference manual)

<table>
<thead>
<tr>
<th>Block</th>
<th>Name</th>
<th>Block base addresses</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main memory</td>
<td>Sector 0</td>
<td>0x0800 0000 - 0x0800 3FFF</td>
<td>16 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Sector 1</td>
<td>0x0800 4000 - 0x0800 7FFF</td>
<td>16 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Sector 2</td>
<td>0x0800 8000 - 0x0800 BFFF</td>
<td>16 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Sector 3</td>
<td>0x0800 C000 - 0x0800 FFFF</td>
<td>16 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Sector 4</td>
<td>0x0801 0000 - 0x0801 FFFF</td>
<td>64 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Sector 5</td>
<td>0x0802 0000 - 0x0803 FFFF</td>
<td>128 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Sector 6</td>
<td>0x0804 0000 - 0x0805 FFFF</td>
<td>128 Kbytes</td>
</tr>
<tr>
<td></td>
<td>Sector 11</td>
<td>0x080E 0000 - 0x080F FFFF</td>
<td>128 Kbytes</td>
</tr>
<tr>
<td>System memory</td>
<td>0x1FFF 0000 - 0x1FFF 77FF</td>
<td>30 Kbytes</td>
<td></td>
</tr>
<tr>
<td>OTP area</td>
<td>0x1FFF 7800 - 0x1FFF 7A0F</td>
<td>528 bytes</td>
<td></td>
</tr>
<tr>
<td>Option bytes</td>
<td>0x1FFF C000 - 0x1FFF C00F</td>
<td>16 Kbytes</td>
<td></td>
</tr>
</tbody>
</table>
1.4 Read interface

1.4.1 Relation between CPU clock frequency and Flash memory read time

To correctly read data from Flash memory, the number of wait states (LATENCY) must be correctly programmed in the Flash access control register (FLASH_ACR) according to the frequency of the CPU clock (HCLK) and the supply voltage of the device. Table 2 shows the correspondence between wait states and CPU clock frequency.

Note: When VOS = ‘0’, the maximum value of \( f_{HCLK} \) = 144 MHz.

Table 2. Number of wait states according to CPU clock (HCLK) frequency (VOS = ‘1’)

<table>
<thead>
<tr>
<th>Wait states (WS) (LATENCY)</th>
<th>Voltage range 2.7 V - 3.6 V</th>
<th>Voltage range 2.4 V - 2.7 V</th>
<th>Voltage range 2.1 V - 2.4 V</th>
<th>Voltage range 1.8 V - 2.1 V(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>HCLK (MHz)</td>
<td>HCLK (MHz)</td>
<td>HCLK (MHz)</td>
<td>HCLK (MHz)</td>
</tr>
<tr>
<td>0 WS (1 CPU cycle)</td>
<td>0 &lt; HCLK \leq 30</td>
<td>0 &lt; HCLK \leq 24</td>
<td>0 &lt; HCLK \leq 18</td>
<td>0 &lt; HCLK \leq 16</td>
</tr>
<tr>
<td>1 WS (2 CPU cycles)</td>
<td>30 &lt; HCLK \leq 60</td>
<td>24 &lt; HCLK \leq 48</td>
<td>18 &lt; HCLK \leq 36</td>
<td>16 &lt; HCLK \leq 32</td>
</tr>
<tr>
<td>2 WS (3 CPU cycles)</td>
<td>60 &lt; HCLK \leq 90</td>
<td>48 &lt; HCLK \leq 72</td>
<td>36 &lt; HCLK \leq 54</td>
<td>32 &lt; HCLK \leq 48</td>
</tr>
<tr>
<td>3 WS (4 CPU cycles)</td>
<td>90 &lt; HCLK \leq 120</td>
<td>72 &lt; HCLK \leq 96</td>
<td>54 &lt; HCLK \leq 72</td>
<td>48 &lt; HCLK \leq 64</td>
</tr>
<tr>
<td>4 WS (5 CPU cycles)</td>
<td>120 &lt; HCLK \leq 150</td>
<td>96 &lt; HCLK \leq 120</td>
<td>72 &lt; HCLK \leq 90</td>
<td>64 &lt; HCLK \leq 80</td>
</tr>
<tr>
<td>5 WS (6 CPU cycles)</td>
<td>150 &lt; HCLK \leq 168</td>
<td>120 &lt; HCLK \leq 144</td>
<td>90 &lt; HCLK \leq 108</td>
<td>80 &lt; HCLK \leq 96</td>
</tr>
<tr>
<td>6 WS (7 CPU cycles)</td>
<td>144 &lt; HCLK \leq 168</td>
<td>108 &lt; HCLK \leq 120</td>
<td>96 &lt; HCLK \leq 112</td>
<td></td>
</tr>
<tr>
<td>7 WS (8 CPU cycles)</td>
<td>120 &lt; HCLK \leq 138</td>
<td>112 &lt; HCLK \leq 128</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. If PDR.ON is set to VSS, this value can be lowered to 1.7 V.

After reset, the CPU clock frequency is 16 MHz and 0 wait state (WS) is configured in the FLASH_ACR register.

It is highly recommended to use the following software sequences to tune the number of wait states needed to access the Flash memory with the CPU frequency.

Increasing the CPU frequency

1. Program the new number of wait states to the LATENCY bits in the FLASH_ACR register
2. Check that the new number of wait states is taken into account to access the Flash memory by reading the FLASH_ACR register
3. Modify the CPU clock source by writing the SW bits in the RCC_CFGR register
4. If needed, modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGR
5. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGR register.
Decreasing the CPU frequency

1. Modify the CPU clock source by writing the SW bits in the RCC_CFGR register
2. If needed, modify the CPU clock prescaler by writing the HPRE bits in RCC_CFGR
3. Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGR register
4. Program the new number of wait states to the LATENCY bits in FLASH_ACR
5. Check that the new number of wait states is used to access the Flash memory by reading the FLASH_ACR register

Note: A change in CPU clock configuration or wait state (WS) configuration may not be effective straight away. To make sure that the current CPU clock frequency is the one you have configured, you can check the AHB prescaler factor and clock source status values. To make sure that the number of WS you have programmed is effective, you can read the FLASH_ACR register.

1.4.2 Adaptive real-time memory accelerator (ART Accelerator™)

The proprietary Adaptive real-time (ART) memory accelerator is optimized for STM32 industry-standard ARM® Cortex™-M4F processors. It balances the inherent performance advantage of the ARM Cortex-M4F over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher operating frequencies.

To release the processor full performance, the accelerator implements an instruction prefetch queue and branch cache which increases program execution speed from the 128-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 168 MHz.

Instruction prefetch

Each Flash memory read operation provides 128 bits from either four instructions of 32 bits or 8 instructions of 16 bits according to the program launched. So, in case of sequential code, at least four CPU cycles are needed to execute the previous read instruction line. Prefetch on the I-Code bus can be used to read the next sequential instruction line from the Flash memory while the current instruction line is being requested by the CPU. Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register. This feature is useful if at least one wait state is needed to access the Flash memory.

Figure 2 shows the execution of sequential 32-bit instructions with and without prefetch when 3 WSs are needed to access the Flash memory.
When the code is not sequential (branch), the instruction may not be present in the currently used instruction line or in the prefetched instruction line. In this case (miss), the penalty in terms of number of cycles is at least equal to the number of wait states.
Instruction cache memory

To limit the time lost due to jumps, it is possible to retain 64 lines of 128 bits in an instruction cache memory. This feature can be enabled by setting the instruction cache enable (ICEN) bit in the FLASH_ACR register. Each time a miss occurs (requested data not present in the currently used instruction line, in the prefetched instruction line or in the instruction cache memory), the line read is copied into the instruction cache memory. If some data contained in the instruction cache memory are requested by the CPU, they are provided without inserting any delay. Once all the instruction cache memory lines have been filled, the LRU (least recently used) policy is used to determine the line to replace in the instruction memory cache. This feature is particularly useful in case of code containing loops.

Data management

Literal pools are fetched from Flash memory through the D-Code bus during the execution stage of the CPU pipeline. The CPU pipeline is consequently stalled until the requested literal pool is provided. To limit the time lost due to literal pools, accesses through the AHB databus D-Code have priority over accesses through the AHB instruction bus I-Code.

If some literal pools are frequently used, the data cache memory can be enabled by setting the data cache enable (DCEN) bit in the FLASH_ACR register. This feature works like the instruction cache memory, but the retained data size is limited to 8 rows of 128 bits.

Note: Data in user configuration sector are not cacheable.

1.5 Erase and program operations

For any Flash memory program operation (erase or program), the CPU clock frequency (HCLK) must be at least 1 MHz. The contents of the Flash memory are not guaranteed if a device reset occurs during a Flash memory operation.

During a write/erase operation to the Flash memory, any attempt to read the Flash memory will caused the bus to stall. Read operations are processed correctly once the program operation has completed. This means that code or data fetches cannot be performed while a write/erase operation is ongoing.

1.5.1 Unlocking the Flash control register

After reset, write is not allowed in the Flash control register (FLASH_CR) to protect the Flash memory against possible unwanted operations due, for example, to electric disturbances. The following sequence is used to unlock this register:

1. Write KEY1 = 0x45670123 in the Flash key register (FLASH_KEYR)
2. Write KEY2 = 0xCDEF89AB in the Flash key register (FLASH_KEYR)

Any wrong sequence will return a bus error and lock up the FLASH_CR register until the next reset.

The FLASH_CR register can be locked again by software by setting the LOCK bit in the FLASH_CR register.

Note: The FLASH_CR register is not accessible in write mode when the BSY bit in the FLASH_SR register is set. Any attempt to write to it with the BSY bit set will cause the AHB bus to stall until the BSY bit is cleared.
1.5.2 Program/erase parallelism

Parallelism is the maximum number of bits that may be programmed to 0 in one step during a program or erase operation. The maximum program/erase parallelism is limited by the supply voltage and by whether the external VPP supply is used or not. The parallelism size bit PSIZE in the FLASH_CR register must be correctly written before programming/erasing. Table 3 provides the correct PSIZE values.

Table 3. Program/erase parallelism

<table>
<thead>
<tr>
<th>Voltage range with External VPP</th>
<th>Voltage range 2.7 - 3.6 V</th>
<th>Voltage range 2.4 - 2.7 V</th>
<th>Voltage range 2.1 - 2.4 V</th>
<th>Voltage range 1.8 V - 2.1 V(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum parallelism x64</td>
<td>x32</td>
<td>x16</td>
<td>x8</td>
<td></td>
</tr>
<tr>
<td>PSIZE(1:0)</td>
<td>11</td>
<td>10</td>
<td>01</td>
<td>00</td>
</tr>
</tbody>
</table>

1. If IRROFF is set to VDD on STM32F20xx devices, this value can be lowered to 1.65 V when the device operates in a reduced temperature range.

Note: Any program or erase operation started with inconsistent program parallelism/voltage range settings may lead to unpredicted results. Even if a subsequent read operation indicates that the logical value was effectively written to the memory, this value may not be retained.

To use VPP an external high-voltage supply (between 8 and 9 V) must be applied to the VPP pad. The external supply must be able to sustain this voltage range even if the DC consumption exceeds 10 mA. It is advised to limit the use of VPP to initial programming on the factory line. The VPP supply must not be applied for more than an hour, otherwise the Flash memory might be damaged.

1.5.3 Erase

The Flash memory erase operation can be performed at sector level or on the whole Flash memory (Mass Erase). Mass Erase does not affect the OTP sector or the configuration sector.

Sector Erase

To erase a sector, follow the procedure below:

1. Check that no Flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register
2. Set the SER bit and select the sector (out of the 12 sectors in the main memory block) you wish to erase (SNB) in the FLASH_CR register
3. Set the STRT bit in the FLASH_CR register
4. Wait for the BSY bit to be cleared

Mass Erase

To perform Mass Erase, the following sequence is recommended:
1. Check that no Flash memory operation is ongoing by checking the BSY bit in the
   FLASH_SR register
2. Set the MER bit in the FLASH_CR register
3. Set the STRT bit in the FLASH_CR register
4. Wait for the BSY bit to be cleared

1.5.4 Programming

Standard programming

The Flash memory programming sequence is as follows:
1. Check that no main Flash memory operation is ongoing by checking the BSY bit in the
   FLASH_SR register.
2. Set the PG bit in the FLASH_CR register
3. Perform the data write operation(s) to the desired memory address (inside main
   memory block or OTP area):
   - Byte access in case of x8 parallelism
   - Half-word access in case of x16 parallelism
   - Word access in case of x32 parallelism
   - Double word access in case of x64 parallelism
4. Wait for the BSY bit to be cleared

Programming errors

It is not allowed to program data to the Flash memory that would cross the 128-bit row
boundary. In such a case, the write operation is not performed and a program alignment
error flag (PGAERR) is set in the FLASH_SR register.

The write access type (byte, half-word, word or double word) must correspond to the type of
parallelism chosen (x8, x16, x32 or x64). If not, the write operation is not performed and a
program parallelism error flag (PGPERR) is set in the FLASH_SR register.

If the standard programming sequence is not respected (for example, if there is an attempt
to write to a Flash memory address when the PG bit is not set), the operation is aborted and
a program sequence error flag (PGSERR) is set in the FLASH_SR register.

Programming and caches

If a Flash memory write access concerns some data in the data cache, the Flash write
access modifies the data in the Flash memory and the data in the cache.

If an erase operation in Flash memory also concerns data in the data or instruction cache,
you have to make sure that these data are rewritten before they are accessed during code
execution. If this cannot be done safely, it is recommended to flush the caches by setting the
DCRST and ICRST bits in the FLASH_CR register.

Note: The I/D cache should be flushed only when it is disabled (I/DCEN = 0).

1.5.5 Interrupts

Setting the end of operation interrupt enable bit (EOPIE) in the FLASH_CR register enables
interrupt generation when an erase or program operation ends, that is when the busy bit
(BSY) in the FLASH_SR register is cleared (operation completed, correctly or not). In this case, the end of operation (EOP) bit in the FLASH_SR register is set.

If an error occurs during a program or erase operation request, one of the following error flags is set in the FLASH_SR register:

- PGAERR, PGPERR, PGSERR (Program error flags)
- WRPERR (Protection error flag)

In this case, if the error interrupt enable bit (ERRIE) is set in the FLASH_SR register, an interrupt is generated and the operation error bit (OPERR) is set in the FLASH_SR register.

**Note:** If several successive errors are detected (for example, in case of DMA transfer to the Flash memory), the error flags cannot be cleared until the end of the successive write requests.

## 1.6 Option bytes

### 1.6.1 Description of user option bytes

The option bytes are configured by the end user depending on the application requirements. Table 4 shows the organization of these bytes inside the user configuration sector.

#### Table 4. Option byte organization

<table>
<thead>
<tr>
<th>Address</th>
<th>[63:16]</th>
<th>[15:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFFFF C000</td>
<td>Reserved</td>
<td>ROP &amp; user option bytes (RDP &amp; USER)</td>
</tr>
<tr>
<td>0xFFFF C008</td>
<td>Reserved</td>
<td>Write protections nWRP</td>
</tr>
</tbody>
</table>

#### Table 5. Description of the option bytes

**RDP:** Read protection option byte.
The read protection is used to protect the software code stored in Flash memory.

<table>
<thead>
<tr>
<th>Bits 15:8</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xAA: Level 0, no protection</td>
<td></td>
</tr>
<tr>
<td>0xCC: Level 2, chip protection (debug and boot from RAM features disabled)</td>
<td></td>
</tr>
<tr>
<td>Others: Level 1, read protection of memories (debug features limited)</td>
<td></td>
</tr>
</tbody>
</table>

**USER:** User option byte
This byte is used to configure the following features:
- Select the watchdog event: Hardware or software
- Reset event when entering the Stop mode
- Reset event when entering the Standby mode

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>nRST_STDBY</td>
<td>0: Reset generated when entering the Standby mode</td>
</tr>
<tr>
<td>1: No reset generated</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 6</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>nRST_STOP</td>
<td>0: Reset generated when entering the Stop mode</td>
</tr>
<tr>
<td>1: No reset generated</td>
<td></td>
</tr>
</tbody>
</table>
1.6.2 Programming user option bytes

To run any operation on this sector, the option lock bit (OPTLOCK) in the Flash option control register (FLASH_OPTCR) must be cleared. To be allowed to clear this bit, you have to perform the following sequence:

1. Write OPTKEY1 = 0x0819 2A3B in the Flash option key register (FLASH_OPTKEYR)
2. Write OPTKEY2 = 0x4C5D 6E7F in the Flash option key register (FLASH_OPTKEYR)

The user option bytes can be protected against unwanted erase/program operations by setting the OPTLOCK bit by software.

Modifying user option bytes

To modify the user option value, follow the sequence below:

1. Check that no Flash memory operation is ongoing by checking the BSY bit in the FLASH_SR register
2. Write the desired option value in the FLASH_OPTCR register
3. Set the option start bit (OPTSTRT) in the FLASH_OPTCR register
4. Wait for the BSY bit to be cleared

**Note:** The value of an option is automatically modified by first erasing the user configuration sector and then programming all the option bytes with the values contained in the FLASH_OPTCR register.

### Table 5. Description of the option bytes (continued)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td><strong>WDG_SW</strong></td>
</tr>
<tr>
<td></td>
<td>0: Hardware watchdog</td>
</tr>
<tr>
<td></td>
<td>1: Software watchdog</td>
</tr>
<tr>
<td>4</td>
<td>0x1: Not used</td>
</tr>
<tr>
<td>Bits 3:2</td>
<td><strong>BOR_LEV:</strong> BOR reset Level</td>
</tr>
<tr>
<td></td>
<td>These bits contain the supply level threshold that activates/releases the reset.</td>
</tr>
<tr>
<td></td>
<td>They can be written to program a new BOR level value into Flash memory.</td>
</tr>
<tr>
<td></td>
<td>00: BOR Level 3 (VBOR3), reset threshold level from 2.70 to 3.60 V</td>
</tr>
<tr>
<td></td>
<td>01: BOR Level 2 (VBOR2), reset threshold level from 2.40 to 2.70 V</td>
</tr>
<tr>
<td></td>
<td>10: BOR Level 1 (VBOR1), reset threshold level from 2.10 to 2.40 V</td>
</tr>
<tr>
<td></td>
<td>11: BOR off (VBOR0), reset threshold level from 1.8 to 2.10 V</td>
</tr>
<tr>
<td>Bits 1:0</td>
<td>0x1: Not used</td>
</tr>
</tbody>
</table>

### Option bytes (word, address 0x1FFF C008)

<table>
<thead>
<tr>
<th>Bits 15:12</th>
<th>0xF: Not used</th>
</tr>
</thead>
<tbody>
<tr>
<td>nWRP: Flash memory write protection option bytes</td>
<td></td>
</tr>
<tr>
<td>Sectors 0 to 11 can be write protected.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit i (0 ≤ i ≤ 11)</th>
<th>nWRPi</th>
</tr>
</thead>
<tbody>
<tr>
<td>0: Write protection active on sector i</td>
<td></td>
</tr>
<tr>
<td>1: Write protection not active on sector i</td>
<td></td>
</tr>
</tbody>
</table>
1.6.3 Read protection (RDP)

The user area in the Flash memory can be protected against read operations by an entrusted code. Three read protection levels are defined:

- **Level 0: no read protection**
  
  When the read protection level is set to Level 0 by writing 0xAA into the read protection option byte (RDP), all read/write operations (if no write protection is set) from/to the Flash memory or the backup SRAM are possible in all boot configurations (Flash user boot, debug or boot from RAM).

- **Level 1: memory read protection**
  
  It is the default read protection level after option byte erase. The read protection Level 1 is activated by writing any value (except for 0xAA and 0xCC used to set Level 0 and Level 2, respectively) into the RDP option byte. When the read protection Level 1 is set:
  
  - No Flash memory access (read, erase, program) is performed while the debug features are connected or boot is executed from RAM. A bus error is generated in case of a Flash memory read request. Otherwise all operations are possible when Flash user boot is used or when operating in System memory boot mode.
  
  - When Level 1 is active, programming the protection option byte (RDP) to Level 0 causes the Flash memory and the backup SRAM to be mass-erased. As a result the user code area is cleared before the read protection is removed. The mass erase only erases the user code area. The other option bytes including write protections remain unchanged from before the mass-erase operation. The OTP area is not affected by mass erase and remains unchanged.

  Mass erase is performed only when Level 1 is active and Level 0 requested. When the protection level is increased (0->1, 1->2, 0->2) there is no mass erase.

- **Level 2: Disable debug/chip read protection**

  When the read protection Level 2 is activated by writing 0xCC to the RDP option byte, all protections provided by Level 1 are active, system memory and all debug features (CPU JTAG and single-wire) are disabled when booting from SRAM or from system memory, and user options can no longer be changed.

  Memory read protection Level 2 is an irreversible operation. When Level 2 is activated, the level of protection cannot be decreased to Level 0 or Level 1.

*Note:* The JTAG port is permanently disabled when Level 2 is active (acting as a JTAG fuse). As a consequence, boundary scan cannot be performed. STMicroelectronics is not able to perform analysis on defective parts on which the Level 2 protection has been set.
Figure 3 shows how to go from one RDP level to another.

**Figure 3. RDP levels**

1.6.4 **Write protections**

The user sectors (0 to 11) in Flash memory can be protected against unwanted write operations due to loss of program counter contexts. When the not write protection bit in sector i (nWRPi, 0 ≤ i ≤ 11) is low, sector i cannot be erased or programmed. Consequently, a mass erase cannot be performed if one of the sectors is write-protected.

If an erase/program operation to a write-protected part of the Flash memory is attempted (sector protected by write protection bit, OTP part locked or part of the Flash memory that can never be written like the ICP), the write protection error flag (WRPERR) is set in the FLASH_SR register.

**Note:** When the memory read protection level is selected (RDP level = 1), it is not possible to program or erase Flash memory sector i if the CPU debug features are connected (JTAG or single wire) or boot code is being executed from RAM, even if nWRPi = 1.
1.7 One-time programmable bytes

Table 6 shows the organization of the one-time programmable (OTP) part of the OTP area.

Table 6. OTP part organization

<table>
<thead>
<tr>
<th>Block</th>
<th>[128:96]</th>
<th>[95:64]</th>
<th>[63:32]</th>
<th>[31:0]</th>
<th>Address byte 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>OTP0</td>
<td>OTP0</td>
<td>OTP0</td>
<td>OTP0</td>
<td>0x1FFF 7800</td>
</tr>
<tr>
<td></td>
<td>OTP0</td>
<td>OTP0</td>
<td>OTP0</td>
<td>OTP0</td>
<td>0x1FFF 7810</td>
</tr>
<tr>
<td>1</td>
<td>OTP1</td>
<td>OTP1</td>
<td>OTP1</td>
<td>OTP1</td>
<td>0x1FFF 7820</td>
</tr>
<tr>
<td></td>
<td>OTP1</td>
<td>OTP1</td>
<td>OTP1</td>
<td>OTP1</td>
<td>0x1FFF 7830</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>OTP15</td>
<td>OTP15</td>
<td>OTP15</td>
<td>OTP15</td>
<td>0x1FFF 79E0</td>
</tr>
<tr>
<td></td>
<td>OTP15</td>
<td>OTP15</td>
<td>OTP15</td>
<td>OTP15</td>
<td>0x1FFF 79F0</td>
</tr>
<tr>
<td>Lock block</td>
<td>LOCKB15 ...</td>
<td>LOCKB12</td>
<td>LOCKB11 ...</td>
<td>LOCKB8</td>
<td>LOCKB7 ...</td>
</tr>
</tbody>
</table>

The OTP area is divided into 16 OTP data blocks of 32 bytes and one lock OTP block of 16 bytes. The OTP data and lock blocks cannot be erased. The lock block contains 16 bytes LOCKBi (0 ≤ i ≤ 15) to lock the corresponding OTP data block (blocks 0 to 15). Each OTP data block can be programmed until the value 0x00 is programmed in the corresponding OTP lock byte. The lock bytes must only contain 0x00 and 0xFF values, otherwise the OTP bytes might not be taken into account correctly.
1.8 Flash interface registers

1.8.1 Flash access control register (FLASH_ACR)

The Flash access control register is used to enable/disable the acceleration features and control the Flash memory access time according to CPU frequency.

Address offset: 0x00
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Reserved</td>
<td>DCRST</td>
<td>ICRST</td>
<td>DCEN</td>
<td>ICEN</td>
<td>PRFTEN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rw</td>
<td>w</td>
<td>rw</td>
<td>rw</td>
<td>rw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 31:11 Reserved, must be kept cleared.

Bit 12 **DCRST**: Data cache reset
0: Data cache is not reset
1: Data cache is reset
This bit can be written only when the D cache is disabled.

Bit 11 **ICRST**: Instruction cache reset
0: Instruction cache is not reset
1: Instruction cache is reset
This bit can be written only when the I cache is disabled.

Bit 10 **DCEN**: Data cache enable
0: Data cache is disabled
1: Data cache is enabled

Bit 9 **ICEN**: Instruction cache enable
0: Instruction cache is disabled
1: Instruction cache is enabled

Bit 8 **PRFTEN**: Prefetch enable
0: Prefetch is disabled
1: Prefetch is enabled

Bits 7:3 Reserved, must be kept cleared.

Bits 2:0 **LATENCY**: Latency
These bits represent the ratio of the CPU clock period to the Flash memory access time.
000: Zero wait state
001: One wait state
010: Two wait states
011: Three wait states
100: Four wait states
101: Five wait states
110: Six wait states
111: Seven wait states
1.8.2 Flash key register (FLASH_KEYR)

The Flash key register is used to allow access to the Flash control register and so, to allow program and erase operations.

Address offset: 0x04
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0 **FKEYR**: FPEC key

The following values must be programmed consecutively to unlock the FLASH_CR register and allow programming/erasing it:

a) KEY1 = 0x45670123
b) KEY2 = 0xCDEF89AB

1.8.3 Flash option key register (FLASH_OPTKEYR)

The Flash option key register is used to allow program and erase operations in the user configuration sector.

Address offset: 0x08
Reset value: 0x0000 0000
Access: no wait state, word access

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
<td>w</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Bits 31:0 **OPTKEYR**: Option byte key

The following values must be programmed consecutively to unlock the FLASH_OPTCR register and allow programming it:

a) OPTKEY1 = 0x08192A3B
b) OPTKEY2 = 0x4C5D6E7F
1.8.4 Flash status register (FLASH_SR)

The Flash status register gives information on ongoing program and erase operations.

Address offset: 0x0C
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access

| Bit 31:17 Reserved, must be kept cleared. |
| Bit 16 **BSY**: Busy |
| This bit indicates that a Flash memory operation is in progress. It is set at the beginning of a Flash memory operation and cleared when the operation finishes or an error occurs. |
| 0: no Flash memory operation ongoing |
| 1: Flash memory operation ongoing |

| Bit 15:8 Reserved, must be kept cleared. |
| Bit 7 **PGSERR**: Programming sequence error |
| Set by hardware when a write access to the Flash memory is performed by the code while the control register has not been correctly configured. |
| Cleared by writing 1. |

| Bit 6 **PGPERR**: Programming parallelism error |
| Set by hardware when the size of the access (byte, half-word, word, double word) during the program sequence does not correspond to the parallelism configuration PSIZE (x8, x16, x32, x64). |
| Cleared by writing 1. |

| Bit 5 **PGAERR**: Programming alignment error |
| Set by hardware when the data to program cannot be contained in the same 128-bit Flash memory row. |
| Cleared by writing 1. |

| Bit 4 **WRPERR**: Write protection error |
| Set by hardware when an address to be erased/programmed belongs to a write-protected part of the Flash memory. |
| Cleared by writing 1. |
Bits 3:2 Reserved, must be kept cleared.

Bit 1 **OPERR**: Operation error
Set by hardware when a flash operation (programming / erase) request is detected and cannot be run because of parallelism, alignment, sequence or write protection error. This bit is set only if error interrupts are enabled (ERRIE = 1).

Bit 0 **EOP**: End of operation
Set by hardware when one or more Flash memory operations (program/erase) has/have completed successfully. It is set only if the end of operation interrupts are enabled (EOPIE = 1).
Cleared by writing a 1.

### 1.8.5 Flash control register (FLASH_CR)

The Flash control register is used to configure and start Flash memory operations.

Address offset: 0x10
Reset value: 0x8000 0000
Access: no wait state when no Flash memory operation is ongoing, word, half-word and byte access.

<table>
<thead>
<tr>
<th>Bit 31:26</th>
<th>LOCK: Lock</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write to 1 only. When it is set, this bit indicates that the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence. In the event of an unsuccessful unlock operation, this bit remains set until the next reset.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 25</th>
<th><strong>ERRIE</strong>: Error interrupt enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit enables the interrupt generation when the OPERR bit in the FLASH_SR register is set to 1.</td>
<td></td>
</tr>
<tr>
<td>0: Error interrupt generation disabled</td>
<td></td>
</tr>
<tr>
<td>1: Error interrupt generation enabled</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 24</th>
<th><strong>EOPIE</strong>: End of operation interrupt enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit enables the interrupt generation when the EOP bit in the FLASH_SR register goes to 1.</td>
<td></td>
</tr>
<tr>
<td>0: Interrupt generation disabled</td>
<td></td>
</tr>
<tr>
<td>1: Interrupt generation enabled</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 23:17</th>
<th>Reserved, must be kept cleared.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Bit 16</th>
<th><strong>STRT</strong>: Start</th>
</tr>
</thead>
<tbody>
<tr>
<td>This bit triggers an erase operation when set. It is set only by software and cleared when the BSY bit is cleared.</td>
<td></td>
</tr>
</tbody>
</table>

| Bits 15:10 | Reserved, must be kept cleared. |
Bits 9:8 **PSIZE**: Program size
These bits select the program parallelism.
- 00 program x8
- 01 program x16
- 10 program x32
- 11 program x64

Bit 7 Reserved, must be kept cleared.

Bits 6:3 **SNB**: Sector number
These bits select the sector to erase.
- 0000 sector 0
- 0001 sector 1
- ...
- 1011 sector 11
- Others not allowed

Bit 2 **MER**: Mass Erase
Erase activated for all user sectors.

Bit 1 **SER**: Sector Erase
Sector Erase activated.

Bit 0 **PG**: Programming
Flash programming activated.

### 1.8.6 Flash option control register (FLASH_OPTCR)
The FLASH_OPTCR register is used to modify the user option bytes.
Address offset: 0x14
Reset value: 0xFFF AAED. The option bits are loaded with values from Flash memory at reset release.
Access: no wait state when no Flash memory operation is ongoing, word, half-word and byte access.
Bits 31:28  Reserved, must be kept cleared.

Bits 27:16  **nWRP**: Not write protect
These bits contain the value of the write-protection option bytes after reset. They can be written to program a new write protect value into Flash memory.
0: Write protection active
1: Write protection not active

Bits 15:8  **RDP**: Read protect
These bits contain the value of the read-protection option level after reset. They can be written to program a new read protection value into Flash memory.
0x00: Level 0, read protection not active
0x02: Level 2, chip read protection active
Others: Level 1, read protection of memories active

Bits 7:5  **USER**: User option bytes
These bits contain the value of the user option byte after reset. They can be written to program a new user option byte value into Flash memory.
- Bit 7: **nRST_STDBY**
- Bit 6: **nRST_STOP**
- Bit 5: **WDG_SW**

Note: When changing the WDG mode from hardware to software or from software to hardware, a system reset is required to make the change effective.

Bit 4  Reserved, must be kept cleared.

Bits 3:2  **BOR_LEV**: BOR reset Level
These bits contain the supply level threshold that activates/releases the reset. They can be written to program a new BOR level. By default, BOR is off. When the supply voltage ($V_{DD}$) drops below the selected BOR level, a device reset is generated.
00: BOR Level 3 (VBOR3), reset threshold level for 2.70 to 3.60 V voltage range
01: BOR Level 2 (VBOR2), reset threshold level for 2.40 to 2.70 V voltage range
10: BOR Level 1 (VBOR1), reset threshold level for 2.10 to 2.40 V voltage range
11: BOR off (VBOR0), reset threshold level for 1.80 to 2.10 V voltage range

Note: For full details about BOR characteristics, refer to the "Electrical characteristics" section in the device datasheet.

Bit 1  **OPTSTRT**: Option start
This bit triggers a user option operation when set. It is set only by software and cleared when the BSY bit is cleared.

Bit 0  **OPTLOCK**: Option lock
Write to 1 only. When this bit is set, it indicates that the FLASH_OPTCR register is locked. This bit is cleared by hardware after detecting the unlock sequence.
In the event of an unsuccessful unlock operation, this bit remains set until the next reset.

### 1.8.7 Flash interface register map

#### Table 7. Flash register map and reset values

| Offset | Register | Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 | Bit 23 | Bit 22 | Bit 21 | Bit 20 | Bit 19 | Bit 18 | Bit 17 | Bit 16 | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | LATENCY | Reserved |
|--------|----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| 0x00   | FLASH_ACR| Reserved|        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |
Table 7. Flash register map and reset values (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Description</th>
<th>Reset value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x04</td>
<td>FLASH_KEY</td>
<td>KEY[31:16]</td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x08</td>
<td>FLASH_OPT_KEYR</td>
<td>OPTKEYR[31:16]</td>
<td>00000000000000000000000000000000</td>
</tr>
<tr>
<td>0x0C</td>
<td>FLASH_SR</td>
<td>Reserved</td>
<td>0</td>
</tr>
<tr>
<td>0x10</td>
<td>FLASH_CR</td>
<td>Reserved</td>
<td>0</td>
</tr>
<tr>
<td>0x14</td>
<td>FLASH_OPT_CR</td>
<td>Reserved</td>
<td>11111111111111111111010101010101</td>
</tr>
</tbody>
</table>

www.BDTIC.com/ST
# 2 Revision history

Table 8. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>15-Sep-2011</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>

www.BDTIC.com/ST
Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIRCRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS “AUTOMOTIVE GRADE” MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 018520 Rev 1 27/27

www.BDTIC.com/ST