STA2062 High performance single chip GPS TESEO baseband with embedded Flash memory

The STA2062 is an highly integrated SOC application processor combining host capability with embedded GPS.

STA2062 targets in vehicle and mobile navigation (PND), telematics, advance audio and connectivity systems.

技术特性
  • High performance ARM926 MCU (up to 333MHz)
  • MCU memory organization
    • Cache: 16KByte instruction, 16KByte data
    • 8KByte instruction TCM (tightly coupled memory)
    • 8KByte data TCM
    • 32KByte embedded ROM for boot
    • Two banks of 64KByte embedded SRAM
    • 512Byte embedded SRAM for back-up
    • 4GByte total linear address space
    • Memory extension through:
      • Flexible static memory controller-FSMC (NOR/NAND Flash, CF/CF+, ROM, SRAM support)
      • Mobile DDR/SDRAM controller: 16bit data @166MHz, 2 Chip Select, 512Kbit each
  • Interrupt
    • 64-channel interrupt controller (VIC)
    • 16-vectorized interrupts with 16 programmable priority Level
  • DMA
    • Two 8-channel double port system DMA controllers
    • 32 DMA request for each controller
    • Two external DMA requests are supported
  • 32 channel high performance GPS correlation embedded subsystem
  • Eight 32-bit free running timers/counters
  • Four 16-bit extended function timer (EFT) with input capture/output compare and PWM
  • Real time clock (RTC)
  • Pulse width light modulator (PWL)
  • 32-bit watchdog timer
  • Four autobaud UART with 64X8 transmit and 64x12 receive FIFO with DMA and hardware flow control
  • One IrDA(SIR/MIR/FIR) interface
  • Three I²C multi-master/slave interfaces
  • Two synchronous serial port (SSP) with 32x32 separate transmit and receive FIFO with Motorola-SPI, National-MicroWire and Texas-SSI support modes
  • Four multichannel serial ports (MSP) with 32x8 separate transmit and receive FIFO
  • Color LCD controller for STN,TFT or HR-TFT panels
  • USB 2.0 OTG high speed dual role controller (ULPI interface)
  • USB full speed dual role controller with integrated 1.1 physical layer transceiver
  • Two secure-digital multimedia memory card Interface (SD/SDIO/MMC) up to 8 bit data
  • SPDIF input interface
  • C3 hardware Reed-Solomon decoder
  • Hardware sample rate converter (SaRaC)
  • Four 32-bit GPIO ports
  • JTAG based in-circuit emulator (ICE) with embedded medium trace module
  • Typical working condition: Vdd: 1.2 ±10%V, VIO: 1.8V
  • Overdrive: Vdd: 1.4 ±5%V, VIO: 1.8 ±10%V, 2.5 ±10%V
  • Bus frequency: 166 MHz (overdrive)
  • Bus/DDR frequency: 166 MHz
  • HCMOS 0.90µm process
  • Package:
    • LFBGA16x16x1.4mm (19x19balls)
    • 0.8mm ball pitch, (0.4mm ball)
    • Full array
  • Ambient temperature range: -40 / +85°C
功能框图
STA2062 订购信息
订购型号 产品状态 美金价格 数量 封装 包装形式 温度范围 材料声明
STA2062 Active 14.823 1000 LFBGA 361 16x16x1.4 Tray    
DATA BRIEF
描述 版本 大小
STA2062 : DB0478: Cartesio™ family; Infotainment application processor with embedded GPS 3 146KB
PRODUCT PRESENTATIONS
描述 版本 大小
Telematics - Navigation - Multimedia 1.0.0 886KB
FLYERS
描述 版本 大小
FLCARTESIO1007 : Cartesio: application processor for portable navigation (PND), in-vehicle navigation and telematics 1.0 209KB