MAX105:双路、6位、800Msps ADC,带有片上宽带输入放大器

The MAX105 is a dual, 6-bit, analog-to-digital converter (ADC) designed to allow fast and precise digitizing of in-phase (I) and quadrature (Q) baseband signals. The MAX105 converts the analog signals of both I and Q components to digital outputs at 800Msps while achieving a signal-to-noise ratio (SNR) of typically 37dB with an input frequency of 200MHz, and an integral nonlinearity (INL) and differential nonlinearity (DNL) of ±0.25 LSB. The MAX105 analog input preamplifiers feature a 400MHz, -0.5dB, and a 1.5GHz, -3dB analog input bandwidth. Matching channel-to-channel performance is typically 0.04dB gain, 0.1 LSB offset, and 0.2 degrees phase. Dynamic performance is 36.4dB signal-to-noise plus distortion (SINAD) with a 200MHz analog input signal and a sampling speed of 800MHz. A fully differential comparator design and encoding circuits reduce out-of-sequence errors, and ensure excellent metastable performance of only one error per 1016 clock cycles. In addition, the MAX105 provides LVDS digital outputs with an internal 6:12 demultiplexer that reduces the output data rate to one-half the sample clock rate. Data is output in two's complement format. The MAX105 operates from a +5V analog supply and the LVDS output ports operate at +3.3V. The data converter's typical power dissipation is 2.6W. The device is packaged in an 80-pin, TQFP package with exposed paddle, and is specified for the extended (-40° C to +85°C) temperature range. For a lower-speed, 400Msps version of the MAX105, please refer to the MAX107 data sheet.

关键特性
  • Two Matched 6-Bit, 800Msps ADCs
  • Excellent Dynamic Performance
    • 36.4dB SINAD at fIN ≈ 200MHz and
    • fCLK ≈ 800MHz
  • Typical INL and DNL: ±0.25 LSB
  • Channel-to-Channel Phase Matching: ±0.2°
  • Channel-to-Channel Gain Matching: ±0.04dB
  • 6:12 Demultiplexer reduces the Data Rates to 400MHz
  • Low Error Rate: 1016 Metastable States at 800Msps
  • LVDS Digital Outputs in Two's Complement Format
MAX105:引脚配置
MAX105:引脚配置
应用
  • 通信系统
  • 测试仪表
  • VSAT接收器
  • 无线局域网(WLAN)
数据手册DataSheet
语言下载文件备注
英文MAX105.pdfRev 0; 05/2001
关键参数
Part NumberInput Chan.Resolution
(bits)
Sample Rate
(Msps)
AC Specs
(MHz)
SFDR
(dBc)
ENOB
(bits)
SINAD
(dB)
SNR
(dB)
THD
(dB)
DNL
(±LSB)
INL
(±LSB)
Full Pwr. BW
(MHz)
ICC
(mA)
Data Bus InterfacePackage/PinsBudgetary
Price
max ≥@ fINminminmintypSee Notes
MAX10526800200455.836.437-44.50.250.2400650
  • µP/8
  • Demuxed
  • LVPECL
TQFP-EP/80$37.97 @1k
开发工具
技术资料
质量和环境数据
相关产品
  • MAX107:双路、6位、400Msps ADC,带有片上宽带输入放大器
  • MAX108:±5V、1.5Gsps、8位、超高速、ADC,带有片上2.2GHz采样/保持放大器
  • MAX106:±5V、600Msps、8位ADC,带有片上2.2GHz带宽采样/保持放大器
  • MAX104:±5V、1Gsps、8位ADC,带有片上2.2GHz采样/保持放大器
  • MAX1002:低功耗、60Msps、双路、6位ADC
  • MAX1003:低功耗、90Msps、双路6位ADC
订购型号
型号状况推荐替代产品封装温度RoHS/无铅
MAX105ECS+生产中TQFP-EP,;80引脚;196mm²-40°C至+85°CRoHS/无铅:无铅
MAX105ECS+T生产中TQFP;-40°C至+85°C参考数据资料
MAX105ECS-D停止供货MAX105ECS+TQFP;80引脚-40°C至+85°C参考数据资料
MAX105ECS-TD停止供货MAX105ECS+TQFP;80引脚-40°C至+85°C参考数据资料
MAX105.pdf MAX105
MAX105.pdf MAX105
MAX105.pdf MAX105
Understanding Flash ADCs MAX1449
Design a Low-Jitter Clock for High-Speed Data Converters MAX2620
MAX105.pdf MAX105
MAX105.pdf MAX105