ST33 32位闪存微控制器

Part NumberGeneral DescriptionMarketing StatusInternal RAM SizeSecurity CertificationCommunication standards supportedFLASH Size
ST33F1M032bit ARM SC300 secure core with SWP, SPI interfaces and Nescrypt cryptoprocessorActive30EAL5+ISO7816, SWP, SPI slave,1024
ST33G1M2SC32bit ARM SC300 secure core for SIMActive30EAL5+, EMVCoISO7816, SPI master/slave, 7GPIOs1280
SC33F1M032bit ARM SC300 secure core with SPI interfaces and Nescrypt cryptoprocessorActive30EAL5+ISO7816, SPI slave1024
ST33G76832bit ARM SC300 secure core with SWP for Secure element or SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs768
ST33G512M32bit ARM SC300 secure core optimized for M2MActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs512
ST33H64032bit ARM SC300 secure core with Mifare ClassicTM Accelerator, Nescrypt cryptoprocessor and SWP, SPI, GPIO interfacesActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs640
ST33G1M0SC32bit ARM SC300 secure core for SIMActive30EAL5+, EMVCoISO7816, SPI master/slave, 7GPIOs1024
SC33F51232bit ARM SC300 secure core with SPI interfaces and Nescrypt cryptoprocessorActive24EAL5+ISO7816, SPI slave896
ST33J1M132bit ARM SC300 secure core with secure integrity architecture, AES, DES, Nescrypt public key co-processorsActive50EAL5+ISO7816, SWP, SPI master/slave, Two I2C master/slave, 8GPIO1152
ST33G896M32bit ARM SC300 secure core optimized for M2MActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs896
ST33G64032bit ARM SC300 secure core with SWP for Secure element or SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs640
ST33G640SM32bit ARM SC300 secure core with MIFARE™ , SWP for Secure Element and SIM-SWPActive30EAL5+,EMVCoISO7816, SWP, SPI master/slave, 7GPIOs640
ST33G1M2M32bit ARM SC300 secure core optimized for M2MActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs1280
SC33F38432bit ARM SC300 secure core with SPI interfaces and Nescrypt cryptoprocessorActive24EAL5+ISO7816, SPI slave384
ST33J1M032bit ARM SC300 secure core with secure integrity architecture, AES, DES, Nescrypt public key co-processorsActive50EAL5+ISO7816, SWP, SPI master/slave, Two I2C master/slave, 8GPIO1024
ST33G1M032bit ARM SC300 secure core with SWP for Secure element or SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs1024
ST33G512SM32bit ARM SC300 secure core with MIFARE™ , SWP for Secure Element and SIM-SWPActive30EAL5+,EMVCoISO7816, SWP, SPI master/slave, 7GPIOs512
ST33J1M532bit ARM SC300 secure core with secure integrity architecture, AES, DES, Nescrypt public key co-processorsActive50EAL5+ISO7816, SWP, SPI master/slave, Two I2C master/slave, 8GPIO1536
ST33G1M0M32bit ARM SC300 secure core optimized for M2MActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs1024
ST33F76832bit ARM SC300 secure core with SWP, SPI interfaces and Nescrypt cryptoprocessorActive30EAL5+ISO7816, SWP, SPI slave,768
ST33G51232bit ARM SC300 secure core with SWP for Secure element or SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs512
SC33F76832bit ARM SC300 secure core with SPI interfaces and Nescrypt cryptoprocessorActive30EAL5+ISO7816, SPI slave768
ST33G896SM32bit ARM SC300 secure core with MIFARE™ , SWP for Secure Element and SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs896
ST33G512A32bit ARM SC300 secure core optimized for M2M for carActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs512
ST33G89632bit ARM SC300 secure core with SWP for Secure element or SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs896
ST33G512SC32bit ARM SC300 secure core for SIMActive30EAL5+, EMVCoISO7816, SPI master/slave, 7GPIOs512
ST33G896A32bit ARM SC300 secure core optimized for M2M for carActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs896
ST33I1M232bit ARM SC300 secure element with enhanced performancesActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs1280
ST33J1M832bit ARM SC300 secure core withsecure integrity architecture, AES, DES, Nescrypt public key co-processorsActive50EAL5+, EMVCoISO7816, SWP, SPI master/slave, Two I2C master/slave, 9GPIO1792
SC33F64032bit ARM SC300 secure core with SPI interfaces and Nescrypt cryptoprocessorActive24EAL5+ISO7816, SPI slave640
ST33G768SM32bit ARM SC300 secure core with MIFARE™ , SWP for Secure Element and SIM-SWPActive30EAL5+,EMVCoISO7816, SWP, SPI master/slave, 7GPIOs768
ST33G384A32bit ARM SC300 secure core optimized for M2M for carActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs384
ST33G384SC32bit ARM SC300 secure core for SIMActive30EAL5+, EMVCoISO7816, SPI master/slave, 7GPIOs384
ST33G768SC32bit ARM SC300 secure core for SIMActive30EAL5+, EMVCoISO7816, SPI master/slave, 7GPIOs768
ST33G1M2SM32bit ARM SC300 secure core with MIFARE™ , SWP for Secure Element and SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs1280
ST33F51232bit ARM SC300 secure core with SWP, SPI interfaces and Nescrypt cryptoprocessorActive24EAL5+ISO7816, SWP, SPI slave,512
ST33G768A32bit ARM SC300 secure core optimized for M2M for carActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs768
ST33H51232bit ARM SC300 secure core with Mifare ClassicTM Accelerator, Nescrypt cryptoprocessor and SWP, SPI, GPIO interfacesActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs512
ST33G1M2A32bit ARM SC300 secure core optimized for M2M for carActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs1280
ST33G1M232bit ARM SC300 secure core with SWP for Secure element or SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs1280
SC33F89632bit ARM SC300 secure core with SPI interfaces and Nescrypt cryptoprocessorActive30EAL5+ISO7816, SPI slave896
ST33G640SC32bit ARM SC300 secure core for SIMActive30EAL5+, EMVCoISO7816, SPI master/slave, 7GPIOs640
ST33G1M0SM32bit ARM SC300 secure core with MIFARE™ , SWP for Secure Element and SIM-SWPActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs1024
ST33G640A32bit ARM SC300 secure core optimized for M2M for carActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs640
ST33H38432bit ARM SC300 secure core with Mifare ClassicTM Accelerator, Nescrypt cryptoprocessor and SWP, SPI, GPIO interfacesActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs512
ST33J2M032bit ARM SC300 secure core with secure integrity architecture, AES, DES, Nescrypt public key co-processorsActive50EAL5+ISO7816, SWP, SPI master/slave, Two I2C master/slave, 8GPIO2048
ST33G1M0A32bit ARM SC300 secure core optimized for M2M for carActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs1024
ST33G640M32bit ARM SC300 secure core optimized for M2MActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs640
ST33H76832bit ARM SC300 secure core with Mifare ClassicTM Accelerator, Nescrypt cryptoprocessor and SWP, SPI, GPIO interfacesActive30EAL5+, EMVCoISO7816, SWP, SPI master/slave, 7GPIOs768
ST33F1M32bit ARM SC300 secure core with SWP, SPI interfaces and Nescrypt cryptoprocessorActive30EAL5+ISO7816, SWP, SPI slave,1280
ST33F64032bit ARM SC300 secure core with SWP, SPI interfaces and Nescrypt cryptoprocessorActive24EAL5+ISO7816, SWP, SPI slave,640
ST33J89632bit ARM SC300 secure core with secure integrity architecture, AES, DES, Nescrypt public key co-processorsActive50EAL5+ISO7816, SWP, SPI master/slave, Two I2C master/slave, 8GPIO896
ST33F89632bit ARM SC300 secure core with SWP, SPI interfaces and Nescrypt cryptoprocessorActive30EAL5+ISO7816, SWP, SPI slave,896
ST33G896SC32bit ARM SC300 secure core for SIMActive30EAL5+, EMVCoISO7816, SPI master/slave, 7GPIOs896
ST33J1M332bit ARM SC300 secure core with secure integrity architecture, AES, DES, Nescrypt public key co-processorsActive50EAL5+ISO7816, SWP, SPI master/slave, Two I2C master/slave, 8GPIO1280
ST33G384M32bit ARM SC300 secure core optimized for M2MActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs384
ST33G768M32bit ARM SC300 secure core optimized for M2MActive30EAL5+ISO7816, SWP, SPI master/slave, 7GPIOs768