

## Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
- Data Sheet Describes Mode 0 Operation
- Low-voltage and Standard-voltage Operation
  - 1.8 ( $V_{cc} = 1.8V$  to 5.5V)
- 20 MHz Clock Rate (5V)
- 64-byte Page Mode and Byte Write Operation
- Block Write Protection
  - Protect 1/4, 1/2, or Entire Array
- Write Protect ( $\overline{WP}$ ) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (5 ms Max)
- High-reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: >100 Years
- 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8-lead Ultra Thin Mini MAP Packages
- Lead-free/Halogen-free
- Available in Automotive
- Die Sales: Wafer Form, Waffle Pack, and Bumped Die

## Description

The AT25128B/256B provides 131,072/262,144 bits of serial electrically-erasable programmable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space saving 8-lead PDIP, 8-lead EIAJ SOIC, 8-lead JEDEC SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8-lead SAP packages. In addition, the entire family is available in 1.8V (1.8V to 5.5V).

The AT25128B/256B is enabled through the Chip Select pin ( $\overline{CS}$ ) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate Erase cycle is required before Write.



## SPI Serial EEPROMS

128K (16,384 x 8)

256K (32,768 x 8)

## AT25128B AT25256B

## Preliminary





Figure 1. Pin Configurations




Table 1. Pin Configurations

Pin	Function
$\overline{\text{CS}}$	Chip Select
SCK	Serial Data Clock
SI	Serial Data Input
SO	Serial Data Output
GND	Ground
$V_{\text{CC}}$	Power Supply
$\overline{\text{WP}}$	Write Protect
$\overline{\text{HOLD}}$	Suspends Serial Input
NC	No Connect

Block Write protection is enabled by programming the status register with top ¼, top ½ or entire array of write protection. Separate Program Enable and Program Disable instructions are provided for additional data protection. Hardware data protection is provided via the  $\overline{\text{WP}}$  pin to protect against inadvertent write attempts to the status register. The  $\overline{\text{HOLD}}$  pin may be used to suspend any serial communication without resetting the serial sequence.

## 1. Absolute Maximum Ratings\*

Operating Temperature.....	-55°C to +125°C
Storage Temperature .....	-65°C to + 150°C
Voltage on Any Pin with Respect to Ground .....	-1.0 V +7.0V
Maximum Operating Voltage .....	6.25V
DC Output Current.....	5.0 mA

\*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 2. Block Diagram




Table 2. Pin Capacitance <sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ ,  $V_{CC} = +5.0\text{V}$  (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
$C_{OUT}$	Output Capacitance (SO)	8	pF	$V_{OUT} = 0\text{V}$
$C_{IN}$	Input Capacitance ( $\overline{\text{CS}}$ , SCK, SI, WP, $\overline{\text{HOLD}}$ )	6	pF	$V_{IN} = 0\text{V}$

Note: 1. This parameter is characterized and is not 100% tested.



Table 3. DC Characteristics

Applicable over recommended operating range from  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = +1.8\text{V}$  to  $+5.5\text{V}$ ,  $V_{CC} = +1.8\text{V}$  to  $+5.5\text{V}$  (unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$V_{CC1}$	Supply Voltage		1.8		5.5	V
$V_{CC2}$	Supply Voltage		2.5		5.5	V
$V_{CC3}$	Supply Voltage		4.5		5.5	V
$I_{CC1}$	Supply Current	$V_{CC} = 5.0\text{V}$ at 20 MHz, SO = Open, Read		9.0	10.0	mA
$I_{CC2}$	Supply Current	$V_{CC} = 5.0\text{V}$ at 10 MHz, SO = Open, Read, Write		5.0	7.0	mA
$I_{CC3}$	Supply Current	$V_{CC} = 5.0\text{V}$ at 1 MHz, SO = Open, Read, Write		2.2	3.5	mA
$I_{SB1}$	Standby Current	$V_{CC} = 1.8\text{V}$ , $\overline{CS} = V_{CC}$		0.2	3.0	$\mu\text{A}$
$I_{SB2}$	Standby Current	$V_{CC} = 2.7\text{V}$ , $\overline{CS} = V_{CC}$		0.5	3.0	$\mu\text{A}$
$I_{SB3}$	Standby Current	$V_{CC} = 5.0\text{V}$ , $\overline{CS} = V_{CC}$		2.0	5.0	$\mu\text{A}$
$I_{IL}$	Input Current	$V_{IN} = 0\text{V}$ to $V_{CC}$	-3.0		3.0	$\mu\text{A}$
$I_{OL}$	Output Leakage	$V_{IN} = 0\text{V}$ to $V_{CC}$ , $T_{AC} = 0^{\circ}\text{C}$ to $70^{\circ}\text{C}$	-3.0		3.0	$\mu\text{A}$
$V_{IL}^{(1)}$	Input Low-voltage		-1.0		$V_{CC} \times 0.3$	V
$V_{IH}^{(1)}$	Input High-voltage		$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V
$V_{OL1}$	Output Low-voltage	$3.6 \leq V_{CC} \leq 5.5\text{V}$	$I_{OL} = 3.0\text{ mA}$		0.4	V
$V_{OH1}$	Output High-voltage		$I_{OH} = -1.6\text{ mA}$	$V_{CC} - 0.8$		V
$V_{OL2}$	Output Low-voltage	$1.8\text{V} \leq V_{CC} \leq 3.6\text{V}$	$I_{OL} = 0.15\text{ mA}$		0.2	V
$V_{OH2}$	Output High-voltage		$I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.2$		V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.

Table 4. AC Characteristics

Applicable over recommended operating range from  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = \text{As Specified}$ ,  
 $CL = 1$  TTL Gate and  $30$  pF (unless otherwise noted)

Symbol	Parameter	Voltage	Min	Max	Units
$f_{\text{SCK}}$	SCK Clock Frequency	4.5–5.5	0	20	MHz
		2.5–5.5	0	10	
		1.8–5.5	0	5	
$t_{\text{RI}}$	Input Rise Time	4.5–5.5		2	$\mu\text{s}$
		2.5–5.5		2	
		1.8–5.5		2	
$t_{\text{FI}}$	Input Fall Time	4.5–5.5		2	$\mu\text{s}$
		2.5–5.5		2	
		1.8–5.5		2	
$t_{\text{WH}}$	SCK High Time	4.5–5.5	20		ns
		2.5–5.5	40		
		1.8–5.5	80		
$t_{\text{WL}}$	SCK Low Time	4.5–5.5	20		ns
		2.5–5.5	40		
		1.8–5.5	80		
$t_{\text{CS}}$	$\overline{\text{CS}}$ High Time	4.5–5.5	100		ns
		2.5–5.5	100		
		1.8–5.5	200		
$t_{\text{CSS}}$	$\overline{\text{CS}}$ Setup Time	4.5–5.5	100		ns
		2.5–5.5	100		
		1.8–5.5	200		
$t_{\text{CSH}}$	$\overline{\text{CS}}$ Hold Time	4.5–5.5	100		ns
		2.5–5.5	100		
		1.8–5.5	200		
$t_{\text{SU}}$	Data In Setup Time	4.5–5.5	5		ns
		2.5–5.5	10		
		1.8–5.5	20		
$t_{\text{H}}$	Data In Hold Time	4.5–5.5	5		ns
		2.5–5.5	10		
		1.8–5.5	20		
$t_{\text{HD}}$	$\overline{\text{HOLD}}$ Setup Time	4.5–5.5	5		ns
		2.5–5.5	10		
		1.8–5.5	20		
$t_{\text{CD}}$	$\overline{\text{HOLD}}$ Hold Time	4.5–5.5	5		ns
		2.5–5.5	10		
		1.8–5.5	20		
$t_{\text{V}}$	Output Vaild	4.5–5.5	0	20	ns
		2.5–5.5	0	40	
		1.8–5.5	0	80	
$t_{\text{HO}}$	Output Hold Time	4.5–5.5	0		ns
		2.5–5.5	0		
		1.8–5.5	0		
$t_{\text{LZ}}$	$\overline{\text{HOLD}}$ to Output Low Z	4.5–5.5	0	25	ns
		2.5–5.5	0	50	
		1.8–5.5	0	100	




Symbol	Parameter	Voltage	Min	Max	Units
$t_{HZ}$	$\overline{HOLD}$ to Output High Z	4.5–5.5		25	ns
		2.5–5.5		50	
		1.8–5.5		100	
$t_{DIS}$	Output Disable Time	4.5–5.5		25	ns
		2.5–5.5		50	
		1.8–5.5		100	
$t_{WC}$	Write Cycle Time	4.5–5.5		5	ms
		2.5–5.5		5	
		1.8–5.5		5	
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mode		1M		Write Cycles

**Note:** 1. This parameter is characterized and is not 100% tested. Contact Atmel for further information.

## 2. Serial Interface Description

- MASTER:** The device that generates the serial clock.
- SLAVE:** Because the serial clock pin (SCK) is always an input, the AT25128B/256B always operates as a slave.
- TRANSMITTER/RECEIVER:** The AT25128B/256B has separate pins designated for data transmission (SO) and reception (SI).
- MSB:** The Most Significant Bit (MSB) is the first bit transmitted and received.
- SERIAL OP-CODE:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed.
- INVALID OP-CODE:** If an invalid op-code is received, no data will be shifted into the AT25128B/256B, and the serial output pin (SO) will remain in a high impedance state until the falling edge of  $\overline{CS}$  is detected again. This will reinitialize the serial communication.
- CHIP SELECT:** The AT25128B/256B is selected when the  $\overline{CS}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.
- HOLD:** The  $\overline{HOLD}$  pin is used in conjunction with the  $\overline{CS}$  pin to select the AT25128B/256B. When the device is selected and a serial sequence is underway,  $\overline{HOLD}$  can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the  $\overline{HOLD}$  pin must be brought low while the SCK pin is low. To resume serial communication, the  $\overline{HOLD}$  pin is brought high while the SCK pin is low (SCK may still toggle during  $\overline{HOLD}$ ). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.
- WRITE PROTECT:** The write protect pin ( $\overline{WP}$ ) will allow normal read/write operations when held high. When the  $\overline{WP}$  pin is brought low and WPEN bit is "1", all write operations to the status register are inhibited.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write to the status register. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any write operation to the status register. The  $\overline{WP}$  pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25128B/256B in a system with the  $\overline{WP}$  pin tied to ground and still be able to write to the status register. All  $\overline{WP}$  pin functions are enabled when the WPEN bit is set to "1".

Figure 3. SPI Serial Interface





### 3. Functional Description

The AT25128B/256B is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6800 type series of microcontrollers.

The AT25128B/256B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Figure 6. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low  $\overline{CS}$  transition.

Table 5. Instruction Set for the AT25128B/256B

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Register
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
WRITE	0000 X 010	Write Data to Memory Array

**WRITE ENABLE (WREN):** The device will power-up in the write disable state when  $V_{cc}$  is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

**WRITE DISABLE (WRDI):** To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the  $\overline{WP}$  pin.

**READ STATUS REGISTER (RDSR):** The Read Status Register instruction provides access to the status register. The Ready/Busy and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 6. Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	X	X	X	BP1	BP0	WEN	$\overline{RDY}$

Table 7. Read Status Register Bit Definition

Bit	Definition
Bit 0 ( $\overline{RDY}$ )	Bit 0 = "0" ( $\overline{RDY}$ ) indicates the device is ready. Bit 0 = "1" indicates the write cycle is in progress.
Bit 1 (WEN)	Bit 1 = 0 indicates the device is not write enabled. Bit 1 = "1" indicates the device is write enabled.
Bit 2 (BP0)	See Table 8 on page 9.
Bit 3 (BP1)	See Table 8 on page 9.
Bits 4 – 6 are 0s when device is not an internal write cycle.	
Bit 7 (WPEN)	See Table 9 on page 9.
Bits 0 – 7 are "1"s during an internal write cycle.	



**WRITE STATUS REGISTER (WRSR):** The WRSR instruction allows the user to select one of four levels of protection. The AT25128B/256B is divided into four array segments. Top quarter (1/4), top half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read only. The block write protection levels and corresponding status register control bits are shown in [Table 8](#).

The three bits, BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN,  $t_{wc}$ , RDSR).

Table 8. Block Write Protect Bits

Level	Status Register Bits		Array Addresses Protected	
	BP1	BP0	AT25128B	AT25256B
0	0	0	None	None
1 (1/4)	0	1	3000 – 3FFF	6000 – 7FFF
2 (1/2)	1	0	2000 – 3FFF	4000 – 7FFF
3 (All)	1	1	0000 – 3FFF	0000 – 7FFF

The WRSR instruction also allows the user to enable or disable the write protect ( $\overline{WP}$ ) pin through the use of the write protect enable (WPEN) bit. Hardware write protection is enabled when the  $\overline{WP}$  pin is low and the WPEN bit is “1”. Hardware write protection is disabled when either the  $\overline{WP}$  pin is high or the WPEN bit is “0”. When the device is hardware write protected, writes to the Status Register, including the Block Protect bits and the WPEN bit, and the blockprotected sections in the memory array are disabled. Writes are only allowed to sections of the memory which are not block-protected.

**NOTE:** When the WPEN bit is hardware write protected, it cannot be changed back to “0”, as long as the  $\overline{WP}$  pin is held low.

Table 9. WPEN Operation

WPEN	$\overline{WP}$	WEN	Protected Blocks	Unprotected Blocks	Status Register
0	X	0	Protected	Protected	Protected
0	X	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
X	High	0	Protected	Protected	Protected
X	High	1	Protected	Writable	Writable

**READ SEQUENCE (READ):** Reading the AT25128B/256B via the SO pin requires the following sequence. After the  $\overline{CS}$  line is pulled low to select a device, the Read op-code is transmitted via the SI line followed by the byte address to be read ([Table 10](#) on [page 10](#)). Upon completion, any data on the SI line will be ignored. The data (D7 - D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the  $\overline{CS}$  line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle.

**WRITE SEQUENCE (WRITE):** In order to program the AT25128B/256B, two separate instructions must be executed. First, the device *must be write enabled* via the Write Enable (WREN) Instruction. Then a Write instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction.



A Write Instruction requires the following sequence. After the  $\overline{CS}$  line is pulled low to select the device, the Write opcode is transmitted via the SI line followed by the byte address and the data (D7 - D0) to be programmed (Table 10). Programming will start after the  $\overline{CS}$  pin is brought high. (The Low-to-High transition of the  $\overline{CS}$  pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.

The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) Instruction. If Bit 0 = 1, the Write cycle is still in progress. If Bit 0 = 0, the Write cycle has ended. Only the Read Status Register instruction is enabled during the Write programming cycle.

The AT25128B/256B is capable of a 64-byte Page Write operation. After each byte of data is received, the six low order address bits are internally incremented by one; the high order bits of the address will remain constant. If more than 64 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25128B/256B is automatically returned to the write disable state at the completion of a Write cycle.

**NOTE:** If the device is not write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when  $\overline{CS}$  is brought high. A new  $\overline{CS}$  falling edge is required to re-initiate the serial communication.

Table 10. Address Key

Address	AT25128B	AT25256B
$A_N$	$A_{13} - A_0$	$A_{14} - A_0$
Don't Care Bits	$A_{15} - A_{14}$	$A_{15}$

#### 4. Timing Diagram (for SPI Mode 0 (0,0))

Figure 4. Synchronous Data Timing




Figure 5. WREN Timing




Figure 6. WRDI Timing




Figure 7. RDSR Timing




Figure 8. WRSR Timing




Figure 9. READ Timing




Figure 10. WRITE Timing





Figure 11.  $\overline{\text{HOLD}}$  Timing





## 5. Package Ordering Information

### AT25128B Ordering Information

Table 11. AT25128B Ordering Information

Ordering Code	Package	Voltage Range	Operation Range
AT25128B-PU <sup>(1)</sup>	8P3	1.8	Lead-free/Halogen-free/ Industrial Temperature (-40°C to 85°C)
AT25128BN-SU <sup>(1)</sup>	8S1	1.8	
AT25128BW-SU <sup>(1)</sup>	8S2	1.8	
AT25128B-TU <sup>(1)</sup>	8A2	1.8	
AT25128BU2-UU <sup>(1)</sup>	8U2-1	1.8	
AT25128BY6-YH <sup>(1)</sup>	8Y6	1.8	
AT25128B-W-11 <sup>(2)</sup>	Die Sale	1.8	Industrial Temperature (-40°C to 85°C)

- Notes:**
1. "U" designates Green package + RoHS compliant.
  2. Available in waffle pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please Contact Serial Interface Marketing.

Package Type	
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)
8U2-1	8-ball, die Ball Grid Array Package (dBGAA2)
8A2	8-lead, 4.40 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3mm)

## AT25256B Ordering Information

Table 12. AT25256B Ordering information

Ordering Code	Package	Voltage Range	Operation Range
AT25256B-PU <sup>(1)</sup>	8P3	1.8	Lead-free/Halogen-free/ Industrial Temperature (-40°C to 85°C)
AT25256BN-SU <sup>(1)</sup>	8S1	1.8	
AT25256BW-SU <sup>(1)</sup>	8S2	1.8	
AT25256B-TU <sup>(1)</sup>	8A2	1.8	
AT25256BU2-UU <sup>(1)</sup>	8U2-1	1.8	
AT25256BY6-YH <sup>(1)</sup>	8Y6	1.8	
AT25256B-W-11 <sup>(2)</sup>	Die Sale	1.8	Industrial Temperature (-40°C to 85°C)

- Notes:**
1. "U" designates Green package + RoHS compliant.
  2. Available in wafer pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please contact Serial Interface Marketing.

Package Type	
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)
8S2	8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)
8U2-1	8-ball, die Ball Grid Array Package (dBGA2)
8A2	8-lead, 4.40 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3mm)



## AT25128B Part Markings

AT25128BU2-UU-T      8U2-1 dBGA2

TOP MARK

```
|---|---|---|---|
 5   D   B   U
|---|---|---|---|---|
 P   Y   M   X   X
|---|---|---|---|---|
* <-- Pin 1 Indicator
```

P = Country of Origin  
Y = One Digit Year Code  
M = One Digit Month Code

XX = TRACE CODE (ATMEL LOT  
NUMBERS TO CORRESPOND  
WITH TRACE CODE LOG BOOK)  
(e.g. XX = AA, AB...YZ, ZZ)

Y = ONE DIGIT YEAR CODE

4: 2004    7: 2007

5: 2005    8: 2008

6: 2006    9: 2009

M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)

A = JANUARY

B = FEBRUARY

"" "" "" "" "" "" "" ""

J = OCTOBER

K = NOVEMBER

L = DECEMBER



AT25128BY6-YH-T 8Y6 Ultra Thin Mini-MAP

TOP MARK

```

|---|---|---|
 5   D   B
|---|---|---|
 H   1
|---|---|---|
 Y   X   X
|---|---|---|
  *
  |

```

Pin 1 Indicator (Dot)

Y = YEAR OF ASSEMBLY

XX = TRACE CODE (ATMEL LOT  
 NUMBERS TO CORRESPOND  
 WITH TRACE CODE LOG BOOK)  
 (e.g. XX = AA, AB...YZ, ZZ)

Y = SEAL YEAR

8: 2008    0: 2012  
 9: 2007    1: 2013  
 0: 2010    2: 2014  
 1: 2011    3: 2015

AT25128B-PU 8P3 PDIP

```

                                     Seal Year
TOP MARK                               | Seal Week
                                     | | |
|---|---|---|---|---|---|---|---|
 A   T   M   L   U   Y   W   W
|---|---|---|---|---|---|---|---|
 5   D   B   1                               @
|---|---|---|---|---|---|---|---|
  *   Lot Number
|---|---|---|---|---|---|---|---|
  |

```

Pin 1 Indicator (Dot)

Y = SEAL YEAR

8: 2008    2: 2012  
 9: 2009    3: 2013  
 0: 2010    4: 2014  
 1: 2011    5: 2015  
 50 = Week 50  
 52 = Week 52

WW = SEAL WEEK WW = SEAL WEEK

02 = Week 2    02 = Week 2  
 04 = Week 4    04 = Week 4  
 :: : :::: :    :: : :::: :  
 52 = Week 52    :: : :::: ::

@ = Country of Assembly  
 No Bottom Mark



**AT25128BN-SU-T/B**  
**AT25128BW-SU-T/B**

**8S1 JEDEC SOIC**  
**8S2 EIAJ SOIC**

```

                Seal Year
                | Seal Week
TOP MARK      | | |
|---|---|---|---|---|---|---|---|
| A  T  M  L  H  Y  W  W  |
|---|---|---|---|---|---|---|---|
| 5  D  B  1                @  |
|---|---|---|---|---|---|---|---|
| * Lot Number                |
|---|---|---|---|---|---|---|---|
|                               |
Pin 1 Indicator (Dot)

```

Y = SEAL YEAR                      WW = SEAL WEEK   WW = SEAL WEEK  
8: 2008    2: 2012                  02 = Week 2   02 = Week 2  
9: 2009    3: 2013                  04 = Week 4   04 = Week 4  
0: 2010    4: 2014                  :: : :::: :    :: : :::: :  
1: 2011    5: 2015                  52 = Week 52   :: : :::: :  
50 = Week 50  
52 = Week 52

@ = Country of Assembly  
No Bottom Mark

**AT25128B-TU-T/B**

**8A2 TSSOP**

TOP MARK

```

Pin 1 Indicator (Dot)
|
| |---|---|---|---|---|---|
* | A  T  H  Y  W  W  |
| |---|---|---|---|---|---|
| 5  D  B  1                @  |
|---|---|---|---|---|---|---|
| ATMEL LOT NUMBER                |
|---|---|---|---|---|---|---|

```

Y = SEAL YEAR                      WW = SEAL WEEK  
8: 2008    2: 2012                  02 = Week 2  
9: 2009    3: 2013                  04 = Week 4  
0: 2010    4: 2014                  :: : :::: :  
1: 2011    5: 2015                  52 = Week 52

@ = Country of Assembly  
No Bottom Mark

**AT25256B Part Markings****AT25256BU2-UU-T      8U2-1 dBGA2**

TOP MARK

|---|---|---|---|

5    E    B    U

|---|---|---|---|---|

P    Y    M    X    X

|---|---|---|---|---|

\* &lt;-- Pin 1 Indicator

P = Country of Origin  
Y = One Digit Year Code  
M = One Digit Month Code

XX = TRACE CODE (ATMEL LOT  
NUMBERS TO CORRESPOND  
WITH TRACE CODE LOG BOOK)  
(e.g. XX = AA, AB...YZ, ZZ)

Y = ONE DIGIT YEAR CODE

4: 2004    7: 2007

5: 2005    8: 2008

6: 2006    9: 2009

M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)

A = JANUARY

B = FEBRUARY

" " " " " " " "

J = OCTOBER

K = NOVEMBER

L = DECEMBER



**AT25256BY6-YH-T      8Y6 Ultra Thin Mini-MAP**

TOP MARK

```

|---|---|---|
 5   E   B
|---|---|---|
 H   1
|---|---|---|
 Y   X   X
|---|---|---|
  *

```

Pin 1 Indicator (Dot)

Y = YEAR OF ASSEMBLY

XX = TRACE CODE (ATMEL LOT  
 NUMBERS TO CORRESPOND  
 WITH TRACE CODE LOG BOOK)  
 (e.g. XX = AA, AB...YZ, ZZ)

Y = SEAL YEAR

8: 2008    0: 2012  
 9: 2007    1: 2013  
 0: 2010    2: 2014  
 1: 2011    3: 2015

**AT25256B-PU      8P3 PDIP**

```

                Seal Year
                | Seal Week
TOP MARK
|---|---|---|---|---|---|---|---|
 A   T   M   L   U   Y   W   W
|---|---|---|---|---|---|---|---|
 5   E   B   1               @
|---|---|---|---|---|---|---|---|
  *   Lot Number
|---|---|---|---|---|---|---|---|

```

Pin 1 Indicator (Dot)

Y = SEAL YEAR

8: 2008    2: 2012  
 9: 2009    3: 2013  
 0: 2010    4: 2014  
 1: 2011    5: 2015  
 50 = Week 50  
 52 = Week 52

WW = SEAL WEEK    WW = SEAL WEEK

02 = Week 2    02 = Week 2  
 04 = Week 4    04 = Week 4  
 :: : :::: :    :: : :::: :  
 52 = Week 52    :: : :::: :

@ = Country of Assembly  
 No Bottom Mark

**AT25256BN-SU-T/B  
AT25256BW-SU-T/B**

**8S1 JEDEC SOIC  
8S2 EIAJ SOIC**

```

                Seal Year
TOP MARK      | Seal Week
              | | |
|---|---|---|---|---|---|---|---|
| A  T  M  L  H  Y  W  W  |
|---|---|---|---|---|---|---|---|
| 5  E  B  1                @  |
|---|---|---|---|---|---|---|---|
| *  Lot Number              |
|---|---|---|---|---|---|---|---|
|                               |
| Pin 1 Indicator (Dot)
    
```

```

Y = SEAL YEAR      WW = SEAL WEEK  WW = SEAL WEEK
8: 2008    2: 2012    02 = Week 2  02 = Week 2
9: 2009    3: 2013    04 = Week 4  04 = Week 4
0: 2010    4: 2014    :: : :::: :   :: : :::: :
1: 2011    5: 2015    52 = Week 52  :: : :::: :
50 = Week 50
52 = Week 52
    
```

@ = Country of Assembly  
No Bottom Mark

**AT25256B-TU-T/B**

**8A2 TSSOP**

TOP MARK

```

Pin 1 Indicator (Dot)
|
| |---|---|---|---|---|---|
| *  A  T  H  Y  W  W  |
| |---|---|---|---|---|---|
|   5  E  B  1                @  |
|---|---|---|---|---|---|---|
|   ATMEL LOT NUMBER          |
|---|---|---|---|---|---|---|
    
```

```


Y = SEAL YEAR      WW = SEAL WEEK
8: 2008    2: 2012    02 = Week 2
9: 2009    3: 2013    04 = Week 4
0: 2010    4: 2014    :: : :::: :
1: 2011    5: 2015    52 = Week 52
    
```

@ = Country of Assembly  
No Bottom Mark

## 6. Packaging Information


### 8P3 – PDIP

Figure 12. 8P3 – PDIP




8S1 – JEDEC SOIC

Figure 13. 8S1 – JEDEC SOIC



### 8S2 – EIAJ SOIC


Figure 14. 8S2 – EIAJ SOIC






8U2-1 – dBGA2

Figure 15. 8U2-1 – dBGA2




### 8A2 – TSSOP

Figure 16. 8A2 – TSSOP



8Y6 – Ultra Thin Mini-MAP

Figure 17. 8Y6 – Ultra Thin Mini-MAP





## 7. Revision History

Doc. Rev.	Date	Comments
8593A	01/2009	Initial document release.