Features

- Low-voltage and Standard-voltage Operation – 2.7 (V_{CC} = 2.7V to 5.5V)
- Three-wire Serial Interface
- 2 MHz Clock Rate Compatibility
- Self-timed Write Cycle (10 ms max)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Lead-free/Halogen-free Devices Available
- 8-lead JEDEC SOIC and 8-lead TSSOP Packages


Description

The AT93C46A provides 1024 bits of serial electrically-erasable programmable readonly memory (EEPROM) organized as 64 words of 16 bits each. The device is optimized for use in many automotive applications where low-power and low-voltage operation are essential. The AT93C46A is available in space-saving 8-lead JEDEC SOIC and 8-lead TSSOP packages.

The AT93C46A is enabled through the Chip Select pin (CS) and accessed via a threewire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The write cycle is completely self-timed and no separate erase cycle is required before write. The write cycle is only enabled when the part is in the erase/write enable state. When CS is brought high following the initiation of a write cycle, the DO pin outputs the ready/busy status of the part.

The AT93C46A is available in 2.7V to 5.5V versions.

Table 1. Pin Configuration		
Pin Name	Function	
CS	Chip Select	
SK	Serial Data Clock	
DI	Serial Data Input	
DO	Serial Data Output	
GND	Ground	
VCC	Power Supply	
NC	No Connect	
DC	Don't Connect	





Three-wire Automotive Temperature Serial EEPROM

1K (64 x 16)

AT93C46A

5089B-SEEPR-2/07





Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage
DC Output Current 5.0 mA

Figure 1. Block Diagram

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Table 2. Pin Capacitance

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0V$ (unless otherwise noted)

Symbol	Test Conditions	Мах	Units	Conditions
C _{OUT}	Output Capacitance (DO)	5	pF	$V_{OUT} = 0V$
C _{IN}	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: This parameter is characterized and is not 100% tested.

Table 3. DC Characteristics

Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +2.7V$ to +5.5V, (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V _{CC1}	Supply Voltage			2.7		5.5	V
	Current Current		Read at 1.0 MHz		0.5	2.0	mA
I _{CC}	Supply Current	$V_{CC} = 5.0V$	Write at 1.0 MHz		0.5	2.0	mA
I _{SB1}	Standby Current	$V_{CC} = 2.7V$	CS = 0V		6.0	10.0	μA
I _{SB2}	Standby Current	$V_{CC} = 5.0V$	CS = 0V		10.0	15.0	μA
I _{IL}	Input Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	3.0	μA
I _{OL}	Output Leakage	$V_{IN} = 0V$ to V_{CC}			0.1	3.0	μA
$V_{IL1}^{(1)}$	Input Low Voltage	$2.7V \leq V_{CC} \leq 5.5V$		-0.6		0.8	V
$V_{IH1}^{(1)}$	Input High Voltage	$2.7V \leq V_{CC} \leq 5.5V$		2.0		V _{CC} + 1	V
V _{OL1}	Output Low Voltage	$2.7V \leq V_{CC} \leq 5.5V$	I _{OL} = 2.1 mA			0.4	V
V _{OH1}	Output High Voltage	$2.7V \leq V_{CC} \leq 5.5V$	I _{OH} = -0.4 mA	2.4			

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.





Table 4. AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to + 125°C, V_{CC} = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
f _{sк}	SK Clock Frequency	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \\ \end{array}$		0 0		2 1	MHz
t _{SKH}	SK High Time	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$		250 250			ns
t _{SKL}	SK Low Time	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$		250 250			ns
t _{CS}	Minimum CS Low Time	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$		250 250			ns
t _{CSS}	CS Setup Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \\ \end{array} \label{eq:VCC}$	50 50			ns
t _{DIS}	DI Setup Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$	100 100			ns
t _{CSH}	CS Hold Time	Relative to SK		0			ns
t _{DIH}	DI Hold Time	Relative to SK	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$	100 100			ns
t _{PD1}	Output Delay to "1"	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$			250 500	ns
t _{PD0}	Output Delay to "0"	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$			250 500	ns
t _{sv}	CS to Status Valid	AC Test	$\begin{array}{l} 4.5V \leq V_{CC} \\ 2.7V \leq V_{CC} \\ \leq 5.5V \end{array}$			250 250	ns
t _{DF}	CS to DO in High Impedance	AC Test CS = V _{IL}	$\begin{array}{l} 4.5V \leq V_{CC} \ \leq 5.5V \\ 2.7V \leq V_{CC} \ \leq 5.5V \end{array}$			100 150	ns
t _{WP}	Write Cycle Time		$2.7V \leq V_{CC} \leq 5.5V$	0.1	3	10	ms
Endurance ⁽¹⁾	5.0V, 25°C	·		1M			Write Cycle

Note: 1. This parameter is characterized and is not 100% tested.

Functional Description

The AT93C46A is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. *A valid instruction starts with a rising edge of CS* and consists of a start bit (logic "1") followed by the appropriate op code and the desired memory address location.

			Address	
Instruction	SB	Op Code	x 16	Comments
READ	1	10	$A_5 - A_0$	Reads data stored in memory, at specified address.
EWEN	1	00	11XXXX	Write enable must precede all programming modes.
ERASE	1	11	$A_{5} - A_{0}$	Erase memory location $A_n - A_0$.
WRITE	1	01	$A_5 - A_0$	Writes memory location $A_n - A_0$.
ERAL	1	00	10XXXX	Erases all memory locations. Valid only at V_{CC} = 4.5V to 5.5V.
WRAL	1	00	01XXXX	Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
EWDS	1	00	00XXXX	Disables all programming instructions.

Table 5.	Instruction	Set for the	AT93C46A
----------	-------------	-------------	----------

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 16-bit data output string.

ERASE/WRITE ENABLE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the Erase instruction and address are decoded. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "1" at pin DO indicates that the selected memory location has been erased and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 16 bits of data to be written into the specified memory location. The self-timed programming cycle, t_{WP} , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. *A ready/busy status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle, t_{WP}*

ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The ERAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY





status of the part if CS is brought high after being kept low for a minimum of 250 ns (t_{CS}). The WRAL instruction is valid only at V_{CC} = $5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Timing Diagrams






Figure 2. Synchronous Data Timing

Note: 1. This is the minimum SK period.

	AT93C46A
I/O	x 16
A _N	A ₅
D _N	D ₁₅








Note: 1. Requires a minimum of nine clock cycles.






Note: 1. Requires a minimum of nine clock cycles.









Notes: 1. Valid only at V_{CC} = 4.5V to 5.5V. 2. Requires a minimum of nine clock cycles.

Figure 8. ERASE Timing







Note: 1. Valid only at $V_{CC} = 4.5V$ to 5.5V.






Ordering Information

Ordering Code	Package	Operation Range
AT93C46A-10SQ-2.7 AT93C46A-10TQ-2.7	8S1 8A2	Lead-free/Halogen-free/ Extended Temperature (-40°C to 125°C)

	Package Type		
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)		
8A2	8A2 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)		
	Options		
-2.7	Low Voltage (2.7V to 5.5V)		

Packaging Information


8S1 – JEDEC SOIC







8A2 – TSSOP



Revision History

Doc. Rev.	Date	Comments
5089B	1/2007	Implemented revision history Removed PDIP package offering Removed Pb'd parts

