Features

- High-performance Fully CMOS, Electrically-erasable Complex Programmable Logic Device
 - 32 Macrocells
 - 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
 - 44 Pins
 - 5.0 ns Pin-to-pin Propagation Delay
 - Registered Operation up to 333 MHz
 - Enhanced Routing Resources
 - Optimized for 1.8V Operation
 - 2 I/O Banks to Facilitate Multi-voltage I/O Operation: 1.8V, 2.5V, 3.3V
- In-System Programming (ISP) Supported
 - 1.8V ISP Using IEEE 1532 (JTAG) Interface
 - Boundary-scan Testing to IEEE JTAG Std. 1149.1 Supported
- Flexible Logic Macrocell
 - D/Latch Configurable Flip-flops
 - Global and Individual Register Control Signals
 - Global and Individual Output Enable
 - Programmable Output Slew Rate with Low Output Drive
 - Programmable Open Collector Output Option
 - Maximum Logic Utilization by Burying a Register with a COM Output and Vice

 Versa
- Fully Green (RoHS Compliant)
- 10 µA Static Current
- Power Saving Option During Operation Using PD1, PD2 Pins
- Programmable Pin-keeper Option on Inputs and I/Os
- Programmable Schmitt Trigger Option on Input and I/O Pins
- Programmable Input and I/O Pull-up Option (per Pin)
- Unused Pins Can Be Configured as Ground (Optional)
- Available in Commercial and Industrial Temperature Ranges
- Available in 44-lead TQFP
- Advanced Digital CMOS Technology
 - 100% Tested
 - Completely Reprogrammable
 - 10,000 Program/Erase Cycles
 - 10-year Data Retention
 - 2000V ESD Protection
 - 200 mA Latch-up Immunity
- Security Fuse Feature
- Hot-Socketing Supported



Highperformance CPLD

ATF1502BE



Rev. 3492A-PLD-12/05





Enhanced Features

- Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
- Output Enable Product Terms
- Outputs Can Be Configured for High or Low Drive
- Combinatorial Output with Registered Feedback and Vice Versa within each Macrocell
- Three Global Clock Pins
- Fast Registered Input from Product Term
- Pull-up Option on TMS and TDI JTAG Pins
- OTF (On-the-Fly) Mode
- DRA (Direct Reconfiguration Access)

1. Description

The ATF1502BE is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel's proven electrically-erasable technology. With 32 logic macrocells and up to 36 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1502BE's enhanced routing switch matrices increase usable gate count and the odds of successful pin-locked design modifications.

The ATF1502BE has up to 32 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell. Figure 1-1 shows the pin assignments for 44-lead TQFP Package.

Figure 1-1. 44-lead TQFP Top View





Figure 1-2. Block Diagram



Each of the 32 macrocells generates a buried feedback signal that goes to the global bus (see Figure 1-2). Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term that goes to a regional bus. Cascade logic between macrocells in the ATF1502BE allows fast, efficient generation of complex logic functions. The ATF1502BE contains four such logic chains, each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1502BE macrocell, shown in Figure 1-3, is flexible enough to support highly complex logic functions operating at high speed. The macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.


A security fuse, when programmed, protects the contents of the ATF1502BE. Two bytes (16 bits) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

The ATF1502BE device is an In-System Programming (ISP) device. It uses the industry-standard 4-pin JTAG interface (IEEE Std. 1149.1), and is fully compliant with JTAG's Boundary-scan Description Language (BSDL). ISP allows the device to be programmed without removing it from the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to be made in the field via software.





Figure 1-3. ATF1502BE Macrocell



1.1 Product Terms and Select Mux

Each ATF1502BE macrocell has five product terms. Each product term receives as its inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.

1.2 OR/XOR/CASCADE Logic

The ATF1502BE's logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with minimal additional delay.

The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high or low level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops.

1.3 Flip-flop

The ATF1502BE's flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can be any one of the Global CLK signals (GCK[0:2]) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off.

1.4 Extra Feedback

The ATF1502BE macrocell output can be selected as registered or combinatorial. The extra buried feedback signal can be either combinatorial or a registered signal regardless of whether the output is combinatorial or registered. (This enhancement function is automatically implemented by the fitter software.) Feedback of a buried combinatorial output allows the creation of a second latch within a macrocell.

1.5 I/O Control

The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individually configured as an input, output or bi-directional pin. The output enable for each macrocell can be selected from the true or complement of the two output enable pins, a subset of the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter software when the I/O is configured as an input or bi-directional pin.

1.6 Global Bus/Switch Matrix

The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 32 macrocells. The switch matrix in each logic block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.

1.7 Foldback Bus

Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to all 16 macrocells within the logic block. The foldback is an inverse polarity of one of the macrocell's product terms. The 16 foldback terms in each logic block allow generation of high fan-in sum terms or other complex logic functions with little additional delay.





2. Programmable Pin-keeper Option for Inputs and I/Os

The ATF1502BE offers the option of programming each of its input or I/O pin so that pin-keeper circuit can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high or low level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Figure 2-1 shows the pin-keeper circuit for an Input Pin and Figure 2-2 shows the same for an I/O pin. The pin-keeper circuit is a weak feedback latch and has an effective resistance that is approximately 50 k Ω .

Figure 2-1. Input with Programmable Pin-keeper





Figure 2-2. I/O with Programmable Pin-keeper



2.1 Schmitt Trigger

The Input Buffer of each input and I/O pin has an optional schmitt trigger setting. The schmitt trigger option can be used to buffer inputs with slow rise times.

3. Speed/Power Management

Unlike conventional CPLDs with sense amplifiers, the ATF1502BE is designed using low-power full CMOS design techniques. This enables the ATF1502BE to achieve extremely low power consumption over the full operating frequency spectrum.

The ATF1502BE also has an optional power-down mode. In this mode, current drops to below 100 μ A. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to power down the part. When enabled, the device goes into power-down when either PD1 or PD2 is high. In the power-down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

All power-down AC characteristic parameters are computed from external input or I/O pins.

3.1 Output Drive Capability

Each output has a high/low drive option. The low drive option (slow slew rate) can be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed or drive strength. Outputs default to high drive strength by Atmel software and can be set to low drive strength through the slew rate option.

4. Security Feature

A fuse is provided to prevent unauthorized copying of the ATF1502BE fuse patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature remains accessible. To reset this feature, the entire memory array in the device must be erased.





5. Programming Methods

The ATF1502BE devices are In-System Programmable (ISP) or In-System Configurable (ISC) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

When using the ISP hardware or software to program the ATF1502BE devices, four I/O pins must be reserved for the JTAG interface. However, the logic features that the macrocells have associated with these I/O pins are still available to the design for buried logic functions.

To facilitate ISP programming by the Automated Test Equipment (ATE) vendors, Serial Vector Format (SVF) files can be created by Atmel-provided software utilities. ATF1502BE devices can also be programmed using standard third-party programmers. With a third-party programmer, the JTAG ISP port can be disabled, thereby allowing four additional I/O pins to be used for logic.

The AT1502BE device supports several configuration modes which gives designers several unique options for programming.

The different modes of programming are:

- ISC In System Configuration
- OTF On-the-Fly Reconfiguration
- DRA Direct Reconfiguration Access


5.1 In-System Configuration – ISC (Also Referred to as ISP)

This mode is the de-facto standard used to program the CPLD when it is attached to a PCB. The term ISC can also be used interchangeably with ISP (In-system Programming). ISC or ISP eliminates the need for an external device programmer, and the devices can be soldered to a PCB without being preprogrammed.

In the ISC mode, the logic operation of the ATF1502BE is halted and the embedded configuration memory is programmed. The device is programmed by first erasing the configuration memory in the CPLD and loading the new configuration data into the memory, which in-turn configures the PLD for functional mode. When the device is in the ISC programming mode, all user I/Os are held in the high impedance state.

The ISC mode is best suited for working with the ATF1502BE device in a design development or production environment. Configuration of the ATF1502BE device done via a Download Cable (see Figure 5-1 on page 8) is the default mode used to program the device in the ISC mode. In this mode, the PC is typically the controlling device that communicates with the CPLD.

Figure 5-1. Configuration of ATF1502BE Device Using a Download Cable




5.2 On-the-Fly - OTF

In this mode, the CPLD design pattern stored in the internal configuration memory can be modified while the previous design pattern is operating with minimal disturbance to the operation of the current design. The new configuration will take affect after the OTF programming process is completed and the OTF mode is exited.

The configuration data for any design is stored in the internal configuration memory. Once the configuration data is transferred to the internal static registers of the CPLD, the CPLD operates with the design pattern and the configuration memory is free to be re-loaded with a new set of configuration data. The design pattern due to the new configuration content is activated through an initialization cycle that occurs on exiting the OTF mode or after the next power up sequence.

Figure 5-2 shows the electrical interface for configuration of the ATF1502BE device in the OTF mode. The processor is the controlling device that communicates with the CPLD and uses configuration data stored in the external memory to configure the CPLD.

Figure 5-2. Configuration of ATF1502BE Device Using a Processor and Memory



5.3 Direct Reconfiguration Access – DRA

This reconfiguration mode allows the user to directly modify the internal static registers of the CPLD without affecting the configuration data stored in the embedded memory. It is more useful in cases where immediate and temporary context change in the function of the hardware is desired.

The CPLD embedded configuration memory does not change when a new set of configuration data is passed to the chip using the DRA mode. Instead, the internal static registers of the CPLD are directly written with the data entering the chip via the JTAG port. In other words, it's a temporary change in the function performed by the CPLD since a power sequence results in the device being configured again by the data stored in the embedded memory.

5.4 ISP Programming Protection

The ATF1502BE has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition.





All ATF1502BE devices are initially shipped in the erased state, thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs"

application note.

6. JTAG-BST/ISP Overview

The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1502BE. The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing methods. Each input pin and I/O pin has its own boundary-scan cell (BSC) to support boundary-scan testing. The TAP controller is automatically reset at power-up. The five JTAG modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS, IDCODE and HIGHZ. The ATF1502BE's ISP can be fully described using JTAG's BSDL as described in IEEE Standard 1149.1. This allows ATF1502BE programming to be described and implemented using any one of the third-party development tools supporting this standard.

The ATF1502BE has the option of using four JTAG-standard I/O pins for boundary-scan testing (BST) and ISP purposes. The ATF1502BE is programmable through the four JTAG pins using the IEEE standard JTAG programming protocol established by IEEE Standard 1532 using 1.8V LVCMOS level programming signals from the ISP interface for in-system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

6.1 JTAG Boundary-scan Cell (BSC) Testing

The ATF1502BE contains 32 I/O pins and four input pins. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan registers and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells is shown below.

Dedicated Input

To Internal Logic

Capture Registers

CLOCK

SHIFT


TDI

(From Next Register)

Figure 6-1. BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)

Note: The ATF1502BE has a pull-up option on TMS and TDI pins. This feature is selected as a design option.

Figure 6-2. BSC Configuration for Macrocell



7. Design Software Support

ATF1502BE designs are supported by several third-party tools. Automated fitters allow logic synthesis using a variety of high-level description languages such as VHDL® and Verilog®. Third party synthesis and simulation tools from Mentor Graphics® are integrated into Atmel's software tools.





8. Electrical Specifications

Table 8-1. Absolute Maximum Ratings*

Operating Temperature40°C to +85°C
Storage Temperature65°C to +150°C
Supply Voltage (V _{CCINT})0.5V to +2.5V
Supply Voltage for Output Drivers (V _{CCIO})0.5V to +4.5V
Junction Temperature–55°C to +155°C

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8-2. Operating Temperature Range

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C

Table 8-3. Pin Capacitance⁽¹⁾

	Тур	Max	Units	Conditions
C _{IN}	8	10	pF	$V_{IN} = 0V; f = 1.0 MHz$
C _{I/O}	8	10	pF	V _{OUT} = 0V; f = 1.0 MHz

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Table 8-4.DC Characteristics


Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CCINT}	Supply Voltage for internal logic and input buffers		1.7	1.8	1.9	V
V _{CCIO}	Supply Voltage for output drivers at 3.3V		3.0	3.3	3.6	V
V _{CCIO}	Supply Voltage for output drivers at 2.5V		2.3	2.5	2.7	V
V _{CCIO}	Supply Voltage for output drivers at 1.8V		1.7	1.8	1.9	V
I _{CC_INT}	Operating Current ⁽¹⁾ for V _{CCINT} (supply voltage)	$V_{CCINT} = 1.8V$, $V_{CCIO} = 3.3V$, $f = 1 \text{ MHz}$		40		μΑ
I _{SB}	Standby Current ⁽¹⁾	$V_{CCINT} = 1.9V$, $V_{CCIO} = 3.6V$		5		μA
I _{IL} , I _{IH}	Input Leakage	V _{CCINT} = 1.8V, V _{IN} = 0V or V _{CCINT}			±1	μΑ
I _{OZH} , I _{OH}	Output or IO Leakage	$V_{CCINT} = 1.8V$, $V_{CCIO} = 3.6V$, $V_{IN} = 0V$ or V_{CCIO}			±1	μΑ
LVCMOS &	LVTTL = 3.3V (HD: High Drive, I	LD: Low Drive)		1		
V _{IL}	Input Low-voltage		-0.3		0.8	٧
V _{IH}	Input High-voltage		2		3.9	٧
	Outrot I consider	HD: I _{OL} = 8 mA, V _{CCIO} = 3V			0.4	V
V _{OL}	Output Low-voltage	LD: I _{OL} = 1 mA, V _{CCIO} = 3V			0.4	V
.,	0 1 115 1 1	HD: I _{OH} = -8 mA, V _{CCIO} = 3V	V _{CCIO} - 0.4V			V
V_{OH}	Output High-voltage	LD: I _{OH} = 1 mA, V _{CCIO} = 3V	V _{CCIO} - 0.4V			V
LVCMOS =	2.5V		,			
V _{IL}	Input Low-voltage		-0.3		0.7	V
V _{IH}	Input High-voltage		1.7		3.9	V
	Outrot I consider	HD: I _{OL} = 8 mA, V _{CCIO} = 2.3V			0.4	V
V_{OL}	Output Low-voltage	LD: I _{OL} = 1 mA, V _{CCIO} = 2.3V			0.4	V
V	Outrot High valters	HD: I _{OH} = -8 mA, V _{CCIO} = 2.3V	V _{CCIO} - 0.4V			V
V_{OH}	Output High-voltage	LD: I _{OH} = 1 mA, V _{CCIO} = 2.3V	V _{CCIO} - 0.4V			V
LVCMOS =	1.8V					
V_{IL}	Input Low-voltage		-0.3		0.35 x V _{CCIO}	V
V _{IH}	Input High-voltage		0.65 x V _{CCIO}		3.9	V
V	Output Low voltage	HD: I _{OL} = 2 mA, V _{CCIO} = 1.7V			0.45	V
V _{OL}	Output Low-voltage	LD: I _{OL} = 1 mA, V _{CCIO} = 1.7V			0.2	V
V	Output High valters	HD: I _{OH} = -2 mA, V _{CCIO} = 1.7V	V _{CCIO} - 0.45V			V
V_{OH}	Output High-voltage	LD: I _{OH} = 1 mA, V _{CCIO} = 1.7V	V _{CCIO} - 0.45V			V
ICC_IO	Operating Current ⁽¹⁾ for VCCIO (supply voltage for output drivers)	VCCINT = 1.8V, VCCIO = 3.3V, f = 1 MHz		175		μΑ

Note: 1. 16-bit up/down counter used in each Lab.






9. Timing Model



10. Output AC Test Loads



	R1	R2	CL
LVTTL	350 Ohm	350 Ohm	35 pF
LVCMOS33	300 Ohm	300 Ohm	35 pF
LVCMOS25	200 Ohm	200 Ohm	35 pF
LVCMOS18	150 Ohm	150 Ohm	35 pF

Note: C_L includes test fixtures and probe capacitance.

11. AC Characteristics

Table 11-1. AC Characteristics (1)

				5	-7		
Symbol	Parameter		Min	Max	Min	Max	Units
t _{PD1_INP}	Switching Delay for Single Input			5.0		5.75	ns
t _{PD1}	Input or Feedback to Non-registered Output			7		7.5	ns
t _{PD2}	I/O Input or Feedback to Non-registered Feedl	oack		4.5		6	ns
t _{SU}	Global Clock Setup Time		2.5		3.0		ns
t _H	Global Clock Hold Time		0		0		ns
t _{FSU}	Global Clock Setup Time of Fast Input		1		2		ns
t _{FH}	Global Clock Hold Time of Fast Input		0.5		0.75		ns
t _{COP}	Global Clock to Output Delay			6		7	ns
t _{CH}	Global Clock High Time		1.25		2.15		ns
t _{CL}	Global Clock Low Time		1.25		2.15		ns
t _{ASU}	Array Clock Setup Time		1.5		2.0		ns
t _{AH}	Array Clock Hold Time		0.50		0.50		ns
t _{ACOP}	Array Clock to Output Delay			6		7.5	ns
t _{ACH}	Array Clock High Time		1.75		2.5		ns
t _{ACL}	Array Clock Low Time		1.75		2.5		ns
t _{CNT}	Minimum Clock Global Period		3		4.75		ns
f _{CNT}	Maximum Internal Global Clock Frequency		333		210		MHz
t _{ACNT}	Minimum Array Clock Period			4		5.5	ns
f _{ACNT}	Maximum Internal Array Clock Frequency		250		181		MHz
t _{IN}	Input Pad and Buffer Delay		0.5		0.7		ns
t _{IO}	I/O Input Pad and Buffer Delay		0.5			0.5	ns
t _{FIN}	Fast Input Delay			1		1	ns
t _{SEXP}	Foldback Term Delay			2		3	ns
t _{PEXP}	Cascade Logic Delay			0.5		1.0	ns
t _{LAD}	Logic Array Delay			1.2		1.5	ns
t _{LAC}	Logic Control Delay			1.5		2	ns
t _{IOE}	Internal Output Enable Delay			2		2	ns
	Output Buffer and Pad Delay	V _{CCIO} = 1.8V		2		2.5	ns
t _{OD1}	(High Drive; C _L = 35 pF)	$V_{CCIO} = 3.3V$					
t _{ZX1}	Output Buffer Enable Delay (High Drive; $V_{CCIO} = 1.8V$; $C_L = 35 pF$)			3		4.0	ns
t _{ZX2}	Output Buffer Enable Delay (High Drive; V _{CCIO} = 3.3V; C _L = 35 pF)			2		3	ns





Table 11-1. AC Characteristics (Continued)⁽¹⁾

			-5		-	7	
Symbol	Parameter		Min	Max	Min	Max	Units
	Output Buffer Enable Delay	V _{CCIO} = 1.8V		5		6	ns
t _{ZX3}	(Low Drive; C _L = 35 pF)	$V_{CCIO} = 3.3V$		4		5	
t _{XZ}	Output Buffer Disable Delay (C _L = 5 pF)			4		4	ns
t _{SUI}	Register Setup Time			1.0		1.5	ns
t _{HI}	Register Hold Time			0.5		0.5	ns
t _{FSUI}	Register Setup Time of Fast Input			0.5		1	ns
t _{FHI}	Register Hold Time of Fast Input			0.5		0.5	ns
t _{RD}	Register Delay			0.8		1.2	ns
t _{COMB}	Combinatorial Delay			0.8		1.2	ns
t _{IC}	Array Clock Delay			2.5		3	ns
t _{EN}	Register Enable Time			2.5		3	ns
t _{GLOB}	Global Control Delay			0.75		1	ns
t _{PRE}	Register Preset Time			1.75		2	ns
t _{CLR}	Register Clear Time			1.75		2	ns
t _{UIM}	Switch Matrix Delay			0.75		1	ns
	Output Buffer and Pad Delay	V _{CCIO} = 1.8V		2.5		3.5	ns
t _{OD3}	(Slow slew rate = ON)	$V_{CCIO} = 3.3V$		1.5		2.5	ns
t _{SCH}	Schmitt Added Delay			1.5		2.0	ns
t _{SSO}	Output Buffer Pad Added Delay for V _{CCIO} = 1.8V with output Low Drive			5		7	ns

Note: 1. See ordering information for valid part numbers.

12. Power-down Mode

The ATF1502BE includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply current is reduced to less than 100 μA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a high-Z state at the onset will remain at high-Z. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The powerdown pin feature is enabled in the logic design file or through Atmel software. Designs using the power-down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

Power-down AC Characteristics⁽¹⁾⁽²⁾ Table 12-1.

		-5	-5/-7	
Symbol	Parameter	Min	Max	Units
t _{IVDH}	Valid I, I/O before PD High	10		ns
t _{GVDH}	Valid OE ⁽²⁾ before PD High	10		ns
t _{CVDH}	Valid Clock ⁽²⁾ before PD High	10		ns
t _{DHIX}	I, I/O Don't Care after PD High		5	ns
t _{DHGX}	OE ⁽²⁾ Don't Care after PD High		5	ns
t _{DHCX}	Clock ⁽²⁾ Don't Care after PD High		5	ns
t _{DLIV}	PD Low to Valid I, I/O		2	μs
t _{DLGV}	PD Low to Valid OE (Pin or Term)		2	μs
t _{DLCV}	PD Low to Valid Clock (Pin or Term)		2	μs
t _{DLOV}	PD Low to Valid Output		2	μs

Notes: 1. For low-drive outputs, add t_{SSO}.

2. Pin or product term.





13. ATF1502BE Dedicated Pinouts

Table 13-1. ATF1502BE Dedicated Pinouts

Dedicated Pin	44-lead TQFP
INPUT/OE2/GCLK2	40
INPUT/GCLR	39
INPUT/OE1	38
INPUT/GCLK1	37
I/O / GCLK3	35
I/O / PD (1,2)	5, 19
I/O / TDI (JTAG)	1
I/O / TMS (JTAG)	7
I/O / TCK (JTAG)	26
I/O / TDO (JTAG)	32
GND	4, 16, 24, 36
VCCINT	17, 41
VCCIOA	9
VCCIOB	29
# of Signal Pins	36
# User I/O Pins	32

OE (1, 2)	Global OE pins
GCLR	Global Clear pin
GCLK (1, 2, 3)	Global Clock pins
PD (1, 2)	Power-down pins
TDI, TMS, TCK, TDO	JTAG pins used for boundary-scan testing or in-system programming
GND	Ground pins
VCCINT	VCC pins for the device (+1.8V)
VCCIOA	LAB A - $V_{\rm CC}$ supply pins for I/Os (1.8V, 2.5V, or 3.3V)
VCCIOB	LAB B - V_{CC} supply pins for I/Os (1.8V, 2.5V, or 3.3V)


Table 13-2. ATF1502BE I/O Pinouts

MC	Logic Block	44-lead TQFP
1	A	42
2	A	43
3	A	44
4/TDI	A	1
5	A	2
6	A	3
7 (PD1)	A	5
8	A	6
9/TMS	A	7
10	A	8
11	A	10
12	A	11
13	A	12
14	A	13
15	A	14
16	A	15
17	В	35
18	В	34
19	В	33
20/ TDO	В	32
21	В	31
22	В	30
23	В	28
24	В	27
25/ TCK	В	26
26	В	25
27	В	23
28	В	22
29	В	21
30	В	20
31 (PD2)	В	19
32	В	18




14. Typical DC and AC Characteristic Graphs


SUPPLY CURRENT (I_{CC_INT}) VS. FREQUENCY $V_{CCINT} = 1.8V$, $V_{CCIO} = 3.3V$ ($T_A = 25^{\circ}C$)




SUPPLY CURRENT (I_{CC_IO}) VS. FREQUENCY $V_{CCINT} = 1.8V$, $V_{CCIO} = 3.3V$ ($T_A = 25^{\circ}C$)




OUTPUT SINK CURRENT (I_{OL}) VS. OUTPUT VOLTAGE (HIGH DRIVE)




OUTPUT SOURCE CURRENT (IOH) VS. OUTPUT VOLTAGE (HIGH DRIVE)



OUTPUT SINK CURRENT (I_{OL}) VS. OUTPUT VOLTAGE (HIGH DRIVE)




OUTPUT SOURCE CURRENT (IOH) VS. OUTPUT VOLTAGE (HIGH DRIVE)




INPUT & I/O CURRENT VS. INPUT VOLTAGE

 $V_{CCINT} = 1.8V$, $V_{CCIO} = 1.8V$ ($T_A = 25$ °C) (Pin Keeper On)




INPUT & I/O CURRENT VS. INPUT VOLTAGE

 V_{CCINT} = 1.8V, V_{CCIO} = 1.8V (T_A = 25°C) (Pull-Up On)




I/O CURRENT VS. INPUT VOLTAGE

 $V_{CCINT} = 1.8V, V_{CCIO} = 3.3V (T_A = 25^{\circ}C)$




I/O CURRENT VS. INPUT VOLTAGE

 $V_{CCINT} = 1.8V, V_{CCIO} = 3.3V (T_A = 25^{\circ}C)$




TPD VS. MACROCELL SWITCHING

 $V_{CCINT} = 1.8V$, $V_{CCIO} = 1.8V$ ($T_A = 25^{\circ}C$) (Single Input Switching, $t_{PDI\ INP}$)



TPD VS. MACROCELL SWITCHING

 V_{CCINT} = 1.8V, V_{CCIO} = 3.3V (T_{A} = 25°C) (Single Input Switching, $t_{\text{PDI_INP}}$)







15. Ordering Information


15.1 Lead-free Package Options (RoHS Compliant)

t _{PD} (ns)	t _{co} (ns)	Ordering Code	Package	Operation Range
5	6	ATF1502BE-5AX44	44A	Commercial (0°C to +70°C)
7	7	ATF1502BE-7AU44	44A	Industrial (-40°C to +85°C)

Package Type				
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)			

16. Packaging Information

16.1 44A - TQFP



COMMON DIMENSIONS (Unit of Measure - mm)

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е				

10/5/2001

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

2325 Orchard Parkway San Jose, CA 95131

TITLE

44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
44A	В

