Features

- High-density, High-performance, Electrically-erasable
 - Complex Programmable Logic Device
 - 3.0V to 3.6V Operating Range
 - 128 Macrocells
 - 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
 - 84, 100, 160 Pins
 - 15 ns Maximum Pin-to-pin Delay
 - Registered Operation up to 77 MHz
 - Enhanced Routing Resources
- Flexible Logic Macrocell
 - D/T/Latch Configurable Flip-flops
 - Global and Individual Register Control Signals
 - Global and Individual Output Enable
 - Programmable Output Slew Rate
 - Programmable Output Open Collector Option
 - Maximum Logic Utilization by Burying a Register within a COM Output
- Advanced Power Management Features
 - Automatic 5 µA Standby for "L" Version
 - Pin-controlled 100 µA Standby Mode
 - Programmable Pin-keeper Inputs and I/Os
 - Reduced-power Feature per Macrocell
- Available in Commercial and Industrial Temperature Ranges
- Available in 84-lead PLCC and 100-lead PQFP and TQFP and 160-lead PQFP Packages
- Advanced EE Technology
 - 100% Tested
 - Completely Reprogrammable
 - 10,000 Program/Erase Cycles
 - 20 Year Data Retention
 - 2000V ESD Protection
 - 200 mA Latch-up Immunity
- JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
- Fast In-System Programmability (ISP) via JTAG
- PCI-compliant
- Security Fuse Feature
- Green (Pb/Halide-free/RoHS Compliant) Package Options

Enhanced Features

- Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
- Output Enable Product Terms
- Transparent-latch Mode
- Combinatorial Output with Registered Feedback within Any Macrocell
- Three Global Clock Pins
- ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
- Fast Registered Input from Product Term
- Programmable "Pin-keeper" Option
- V_{CC} Power-up Reset Option
- Pull-up Option on JTAG Pins TMS and TDI
- Advanced Power Management Features
 - Edge-controlled Power-down "L"
 - Individual Macrocell Power Option
 - Disable ITD on Global Clocks, Inputs and I/O for "Z" Parts




Highperformance EE PLD

ATF1508ASVL









35 VCCNT 92 INPUT/OE/CLK2 91 INPUT/OE/CLK3 90 INPUT/OE/CLK3 98 INPUT/OE/CLK3 88 GND 87 IV/OE/CLK3 88 IV/O 86 IV/O 86 IV/OE/CLK3 89 IV/OE/CLK3 100 D VO 99 D VO 99 D VO 97 D G ND 96 D VO 96 D VO 96 D VO 97 D VO 98 D VO I/O 🗆 1 80 10 79 | 1/0 78 | 1/0 1/0 🗆 2 I/O/PD1 3 1/0 🗆 4 77 🗆 1/0 vccio H₅ 76 GND 75 1/0/TDO I/O/TDI 🗆 6 74 | 1/0 73 | 1/0 1/0 0 7 1/0 🗆 8 I/O 🗆 9 72 | I/O 71 | I/O 70 1/0 69 1/0 1/0 🗆 11 1/0 | 12 68 VCCIO 67 1/0 GND 🗆 13 I/O 🗖 14 1/0 🗆 15 66 🗆 1/0 1/0 🗖 16 65 1/0 I/O/TMS | 17 64 1/O/TCK 63 H I/O I/O H 18 1/0 🗆 19 61 GND 60 1/0 ACCIO LL 50 1/0 🗆 21 1/0 日 22 59 🗆 1/0 58 1/0 57 | 1/0 56 | 1/0 1/0 🗆 24 1/0 25 I/O □ 26 I/O □ 27 55 | I/O 54 | I/O GND 28 53 VCCIO 52 1/0 1/0 🗆 30 51 1/0

100-lead PQFP


Top View





160-lead PQFP

Block Diagram







Description

The ATF1508ASV(L) is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel's proven electrically-erasable technology. With 128 logic macrocells and up to 100 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1508ASV(L)'s enhanced routing switch matrices increase usable gate count and increase odds of successful pin-locked design modifications.

The ATF1508ASV(L) has up to 96 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell.

Each of the 128 macrocells generates a buried feedback that goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term that goes to a regional bus. Cascade logic between macrocells in the ATF1508ASV(L) allows fast, efficient generation of complex logic functions. The ATF1508ASV(L) contains eight such logic chains, each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1508ASV(L) macrocell, shown in Figure 1, is flexible enough to support highly-complex logic functions operating at high-speed. The macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.

Unused macrocells are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF1508ASV(L). Two bytes (16 bits) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

The ATF1508ASV(L) device is an in-system programmable (ISP) device. It uses the industry-standard 4-pin JTAG interface (IEEE Std. 1149.1), and is fully-compliant with JTAG's Boundary-scan Description Language (BSDL). ISP allows the device to be programmed without removing it from the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to be made in the field via software.

Product Terms and Select Mux

Each ATF1508ASV(L) macrocell has five product terms. Each product term receives as its inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.

OR/XOR/CASCADE Logic

The ATF1508ASV(L)'s logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with little additional delay.


The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high- or low-level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops.

Flip-flop

The ATF1508ASV(L)'s flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can either be the Global CLK Signal (GCK) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off.

Figure 1. ATF1508ASV(L) Macrocell







Extra Feedback

The ATF15xxSE Family macrocell output can be selected as registered or combinatorial. The extra buried feedback signal can be either combinatorial or a registered signal regardless of whether the output is combinatorial or registered. (This enhancement function is automatically implemented by the fitter software.) Feedback of a buried combinatorial output allows the creation of a second latch within a macrocell.

I/O Control

The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individually configured as an input, output or for bi-directional operation. The output enable for each macrocell can be selected from the true or compliment of the two output enable pins, a subset of the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter software when the I/O is configured as an input, all macrocell resources are still available, including the buried feedback, expander and cascade logic.

Global Bus/Switch Matrix

The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 128 macrocells. The switch matrix in each logic block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.

Foldback Bus

Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to 16 macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The 16 foldback terms in each region allow generation of high fan-in sum terms (up to 21 product terms) with little additional delay.


Open-collector Output Option

This option enables the device output to provide control signals such as an interrupt that can be asserted by any of the several devices.

Programmable Pinkeeper Option for Inputs and I/Os

The ATF1508ASV(L) offers the option of programming all input and I/O pins so that "pinkeeper" circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Input Diagram




Speed/Power Management

The ATF1508ASV(L) has several built-in speed and power management features. The ATF1508ASV(L) contains circuitry that automatically puts the device into a low-power standby mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides proportional power-savings for most applications running at system speeds below 5 MHz.

To further reduce power, each ATF1508ASV(L) macrocell has a reduced-power bit feature. This feature allows individual macrocells to be configured for maximum power-savings. This feature may be selected as a design option.

I/O Diagram







All ATF1508 also have an optional power-down mode. In this mode, current drops to below 10 mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to power down the part. The power-down option is selected in the design source file. When enabled, the device goes into power-down when either PD1 or PD2 is high. In the power-down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

All power-down AC characteristic parameters are computed from external input or I/O pins, with reduced-power bit turned on. For macrocells in reduced-power mode (reduced-power bit turned on), the reduced-power adder, t_{RPA} , must be added to the AC parameters, which include the data paths t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{ACH} and t_{SEXP} .

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.

Design Software Support

ATF1508ASV(L) designs are supported by several third-party tools. Automated fitters allow logic synthesis using a variety of high-level description languages and formats.

Power-up Reset

The ATF1508ASV is designed with a power-up reset, a feature critical for state machine initialization. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be initialized, and the state of each output will depend on the polarity of its buffer. However, due to the asynchronous nature of reset and uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1. The V_{CC} rise must be monotonic,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and,
- 3. The clock must remain stable during T_D.

The ATF1508ASV has two options for the hysteresis about the reset level, V_{RST} , Small and Large. To ensure a robust operating environment in applications where the device is operated near 3.0V, Atmel recommends that during the fitting process users configure the device with the Power-up Reset hysteresis set to Large. For conversions, Atmel POF2JED users should include the flag "-power_reset" on the command line after "filename.POF". To allow the registers to be properly reinitialized with the Large hysteresis option selected, the following condition is added:

4. If V_{CC} falls below 2.0V, it must shut off completely before the device is turned on again.

When the Large hysteresis option is active, I_{CC} is reduced by several hundred microamps as well.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF1508ASV(L) fuse patterns. Once programmed, fuse verify is inhibited. However, User Signature and device ID remains accessible.

Programming

ATF1508ASV(L) devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

Atmel provides ISP hardware and software to allow programming of the ATF1508ASV(L) via the PC. ISP is performed by using either a download cable, a comparable board tester or a simple microprocessor interface.

To allow ISP programming support by the Automated Test Equipment (ATE) vendors, Serial Vector Format (SVF) files can be created by the Atmel ISP software. Conversion to other ATE tester format beside SVF is also possible

ATF1508ASV(L) devices can also be programmed using standard third-party programmers. With third-party programmer, the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic.

Contact your local Atmel representatives or Atmel PLD applications for details.

ISP Programming Protection

The ATF1508ASV(L) has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin-keeper option preserves the former state during device programming.

All ATF1508ASV(L) devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.





DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V _{CC} (3.3V) Power Supply	3.0V - 3.6V	3.0V - 3.6V

DC Characteristics

Symbol	Parameter	Condition			Min	Тур	Max	Units
I _{IL}	Input or I/O Low Leakage Current	$V_{IN} = V_{CC}$			-2	-10	μΑ	
I _{IH}	Input or I/O High Leakage Current					2	10	μΑ
l _{OZ}	Tri-State Output Off-State Current	$V_{O} = V_{CC}$ or G	AND		-40		40	μΑ
			Otal Manda	Com.		115		mA
	Power Supply	V _{CC} = Max	Std Mode	Ind.		135		mA
I _{CC1}	Current, Standby	V _{IN} = 0, V _{CC} "L" Mode	Com.		5		μΑ	
			"L" Mode	Ind.		5		μΑ
I _{CC2}	Power Supply Current, Power-down Mode	$V_{CC} = Max$ $V_{IN} = 0, V_{CC}$	"PD" Mode			0.1	5	mA
. (2)	Reduced-power Mode	V _{CC} = Max	0:114	Com.		60		mA
I _{CC3} ⁽²⁾	Supply Current, Standby	$V_{IN} = 0, V_{CC}$	Std Mode	Ind.		80		mA
V _{IL}	Input Low Voltage				-0.3		0.8	V
V _{IH}	Input High Voltage				1.7		V _{CCIO} + 0.3	V
	Outside the second	V _{IN} = V _{IH} or V		Com.			0.45	V
.,	Output Low Voltage (TTL)	$V_{CC} = Min, I_{Ol}$		Ind.			0.45	V
V_{OL}		V _{IN} = V _{IH} or V		Com.			0.2	V
	Output Low Voltage (CMOS)	$V_{CC}^{IN} = Min, I_{OI}$		Ind.			0.2	V
.,	Output High Voltage - 3.3V (TTL)	$V_{IN} = V_{IH}$ or V_{IL} $V_{CC} = Min$, $I_{OH} = -2.0$ mA			2.4			٧
V _{OH}	Output High Voltage - 3.3V (CMOS)	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CCIO} = \text{Min, } I_{OH} = -0.1 \text{ mA}$			V _{CCIO} - 0.2			٧

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

Pin Capacitance

	Тур	Max	Units	Conditions
C _{IN}		8	pF	V _{IN} = 0V; f = 1.0 MHz
C _{I/O}		8	pF	V _{OUT} = 0V; f = 1.0 MHz

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.

^{2.} I_{CC3} refers to the current in the reduced-power mode when macrocell reduced-power is turned ON.

Absolute Maximum Ratings*

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V ⁽¹⁾
Programming Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾


*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

Timing Model







AC Characteristics⁽¹⁾

		-	15	-2		
Symbol	Parameter	Min	Max	Min	Max	Units
t _{PD1}	Input or Feedback to Non-registered Output	3	15		20	ns
t _{PD2}	I/O Input or Feedback to Non-registered Feedback	3	12		16	ns
t _{SU}	Global Clock Setup Time	11		13.5		ns
t _H	Global Clock Hold Time	0		0		ns
t _{FSU}	Global Clock Setup Time of Fast Input	3		3		ns
t _{FH}	Global Clock Hold Time of Fast Input	1.0		2.0		MHz
t _{COP}	Global Clock to Output Delay		9		12	ns
t _{CH}	Global Clock High Time	5		6		ns
t _{CL}	Global Clock Low Time	5		6		ns
t _{ASU}	Array Clock Setup Time	5		7		ns
t _{AH}	Array Clock Hold Time	4		4		ns
t _{ACOP}	Array Clock Output Delay		15		18.5	ns
t _{ACH}	Array Clock High Time	6		8		ns
t _{ACL}	Array Clock Low Time	6		8		ns
t _{CNT}	Minimum Clock Global Period		13		17	ns
f _{CNT}	Maximum Internal Global Clock Frequency	76.9		66		MHz
t _{ACNT}	Minimum Array Clock Period		13		17	ns
f _{ACNT}	Maximum Internal Array Clock Frequency	76.9		58.8		MHz
f _{MAX}	Maximum Clock Frequency	100		83.3		MHz
t _{IN}	Input Pad and Buffer Delay		2		2.5	ns
t _{IO}	I/O Input Pad and Buffer Delay		2		2.5	ns
t _{FIN}	Fast Input Delay		2		2	ns
t _{SEXP}	Foldback Term Delay		8		10	ns
t _{PEXP}	Cascade Logic Delay		1		1	ns
t _{LAD}	Logic Array Delay		6		8	ns
t _{LAC}	Logic Control Delay		3.5		4.5	ns
t _{IOE}	Internal Output Enable Delay		3		3	ns
t _{OD1}	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 5V$; $C_L = 35 pF$)		3		4	ns
t _{OD2}	Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35 \text{ pF}$)		3		4	ns
t _{OD3}	Output Buffer and Pad Delay (Slow slew rate = ON; V_{CCIO} = 5V or 3.3V; C_L = 35 pF)		5		6	ns
t _{ZX1}	Output Buffer Enable Delay (Slow slew rate = OFF; V _{CCIO} = 5.0V; C _L = 35 pF)		7		9	


AC Characteristics⁽¹⁾ (Continued)

		-	15	-2		
Symbol	Parameter	Min	Max	Min	Max	Units
t _{ZX2}	Output Buffer Enable Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35 pF$)		7		9	ns
t _{ZX3}	Output Buffer Enable Delay (Slow slew rate = ON; V_{CCIO} = 5.0V/3.3V; C_L = 35 pF)		10		11	ns
t _{XZ}	Output Buffer Disable Delay (C _L = 5 pF)		6		7	ns
t _{SU}	Register Setup Time	5		6		ns
t _H	Register Hold Time	4		5		ns
t _{FSU}	Register Setup Time of Fast Input	2		2		ns
t _{FH}	Register Hold Time of Fast Input	2		2		ns
t _{RD}	Register Delay		2		2.5	ns
t _{COMB}	Combinatorial Delay		2		3	ns
t _{IC}	Array Clock Delay		6		7	ns
t _{EN}	Register Enable Time		6		7	ns
t _{GLOB}	Global Control Delay		2		3	ns
t _{PRE}	Register Preset Time		4		5	ns
t _{CLR}	Register Clear Time		4		5	ns
t _{UIM}	Switch Matrix Delay		2		2.5	ns
t _{RPA}	Reduced-Power Adder ⁽²⁾		10		13	ns

Notes: 1. See ordering information for valid part numbers.

2. The t_{RPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{TIC} , t_{ACL} , and t_{SEXP} parameters for macrocells running in the reduced-power mode.

Input Test Waveforms and Measurement Levels



 t_R , $t_F = 1.5$ ns typical



Output AC Test Loads

$$R1 = 703\Omega$$
OUTPUT
PIN

 $R2 = 8060\Omega$
CL = 35 pF

Power-down Mode

The ATF1508ASV(L) includes two pins for optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD1 and PD2 pin is high, the device supply current is reduced to less than 5 mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a high-Z state at the onset will remain at high-Z. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using either power-down pin may not use the PD pin logic array input. However, buried logic resources in this macrocell may still be used.

Power Down AC Characteristics⁽¹⁾⁽²⁾

			15	-2	20	
Symbol	Parameter	Min	Max	Min	Max	Units
t _{IVDH}	Valid I, I/O before PD High	15		20		ns
t _{GVDH}	Valid OE ⁽²⁾ before PD High	15		20		ns
t _{CVDH}	Valid Clock ⁽²⁾ before PD High	15		20		ns
t _{DHIX}	I, I/O Don't Care after PD High		25		30	ns
t _{DHGX}	OE ⁽²⁾ Don't Care after PD High		25		30	ns
t _{DHCX}	Clock ⁽²⁾ Don't Care after PD High		25		30	ns
t _{DLIV}	PD Low to Valid I, I/O		1		1	μs
t _{DLGV}	PD Low to Valid OE (Pin or Term)		1		1	μs
t _{DLCV}	PD Low to Valid Clock (Pin or Term)		1		1	μs
t _{DLOV}	PD Low to Valid Output		1		1	μs

Notes: 1. For slow slew outputs, add t_{SSO} .

2. Pin or product term.

JTAG-BST Overview


The JTAG-BST (JTAG boundary-scan testing) is controlled by the Test Access Port (TAP) controller in the ATF1508ASV(L). The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own Boundary-scan Cell (BSC) in order to support boundary-scan testing. The ATF1508ASV(L) does not currently include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power-up. The six JTAG-BST modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS and IDCODE. BST on the ATF1508ASV(L) is implemented using the Boundary-scan Definition Language (BSDL) described in the JTAG specification (IEEE Standard 1149.1). Any third-party tool that supports the BSDL format can be used to perform BST on the ATF1508ASV(L).

The ATF1508ASV(L) also has the option of using four JTAG-standard I/O pins for insystem programming (ISP). The ATF1508ASV(L) is programmable through the four JTAG pins using programming-compatible with the IEEE JTAG Standard 1149.1. Programming is performed by using 5V TTL-level programming signals from the JTAG ISP interface. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

JTAG Boundary-scan Cell (BSC) Testing

The ATF1508ASV(L) contains up to 96 I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan registers and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the (BST) capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below.

BSC Configuration Pins and Macrocells (Except JTAG TAP Pins)



Note: The ATF1508ASV(L) has pull-up option on TMS and TDI pins. This feature is selected as a design option.







Boundary-scan Definition Language (BSDL) Models for the ATF1508

These are now available in all package types via the Atmel web site. These models can be used for Boundary-scan Test Operation in the ATF1508ASV(L) and have been scheduled to conform to the IEEE 1149.1 standard.

BSC Configuration for Macrocell





ATF1508ASV(L) Dedicated Pinouts

Dedicated Pin	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP
INPUT/OE2/GCLK2	2	92	90	142
INPUT/GCLR	1	91	89	141
INPUT/OE1	84	90	88	140
INPUT/GCLK1	83	89	87	139
I/O/GCLK3	81	87	85	137
I/O/PD (1, 2)	12,45	3,43	1,41	63,159
I/O/TDI(JTAG)	14	6	4	9
I/O/TMS(JTAG)	23	17	15	22
I/O/TCK(JTAG)	62	64	62	99
I/O/TDO(JTAG)	71	75	73	112
GND	7,19,32,42, 47,59,72,82	13,28,40,45, 61,76,88,97	11,26,38,43, 59,74,86,95	17,42,60,66,95, 113,138,148
VCC	3,13,26,38, 43,53,66,78	5,20,36,41, 53,68,84,93	3,18,34,39, 51,66,82,91	8,26,55,61,79,104,133,143
N/C	-	-	-	1,2,3,4,5,6,7,34,35,36, 37,38,39,40,44,45,46, 47,74,75,76,77,81,82, 83,84,85,86,87,114, 115,116,117,118,119, 120,124,125,126,127, 154,155,156,157
# of SIGNAL PINS	68	84	84	100
# USER I/O PINS	64	80	80	96

OE (1, 2) Global OE pins
GCLR Global Clear pin
GCLK (1, 2, 3) Global Clock pins
PD (1, 2) Power-down pins

TDI, TMS, TCK, TDO JTAG pins used for boundary-scan testing or in-system programming

GND Ground pins

VCC VCC pins for the device





ATF1508ASV(L) I/O Pinouts


МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP	МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP
1	Α	-	4	2	160	33	С	-	27	25	41
2	Α	-	-	-	-	34	С	-	-	-	-
3	A/ PD1	12	3	1	159	35	С	31	26	24	33
4	Α	-	-	-	158	36	С	-	-	-	32
5	Α	11	2	100	153	37	С	30	25	23	31
6	Α	10	1	99	152	38	С	29	24	22	30
7	Α	-	-	-	-	39	С	-	-	-	-
8	Α	9	100	98	151	40	С	28	23	21	29
9	Α	-	99	97	150	41	С	-	22	20	28
10	Α	-	-	-	-	42	С	-	-	-	-
11	Α	8	98	96	149	43	С	27	21	19	27
12	Α	-	-	-	147	44	С	-	-	-	25
13	Α	6	96	94	146	45	С	25	19	17	24
14	Α	5	95	93	145	46	С	24	18	16	23
15	Α	-	-	-	-	47	С	-	-	-	-
16	А	4	94	92	144	48	C/ TMS	23	17	15	22
17	В	22	16	14	21	49	D	41	39	37	59
18	В	-	-	-	-	50	D	-	-	-	-
19	В	21	15	13	20	51	D	40	38	36	58
20	В	-	-	-	19	52	D	-	-	-	57
21	В	20	14	12	18	53	D	39	37	35	56
22	В	-	12	10	16	54	D	-	35	33	54
23	В	-	-	-	-	55	D	-	-	-	-
24	В	18	11	9	15	56	D	37	34	32	53
25	В	17	10	8	14	57	D	36	33	31	52
26	В	-	-	-	-	58	D	-	-	-	-
27	В	16	9	7	13	59	D	35	32	30	51
28	В	-	-	-	12	60	D	-	-	-	50
29	В	15	8	6	11	61	D	34	31	29	49
30	В	-	7	5	10	62	D	-	30	28	48
31	В	-	-	-	-	63	D	-	-	-	-
32	B/ TDI	14	6	4	9	64	D	33	29	27	43
65	Е	44	42	40	62	97	G	63	65	63	100
66	E	-	-	-	-	98	G	-	-	-	-


ATF1508ASV(L) I/O Pinouts (Continued)


МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP	МС	PLB	84-lead J-lead	100-lead PQFP	100-lead TQFP	160-lead PQFP
67	E/ PD2	45	43	41	63	99	G	64	66	64	101
68	E	-	-	-	64	100	G	-	-	-	102
69	Е	46	44	42	65	101	G	65	67	65	103
70	E	-	46	44	67	102	G	-	69	67	105
71	E	-	-	-	-	103	G	-	-	-	-
72	E	48	47	45	68	104	G	67	70	68	106
73	E	49	48	46	69	105	G	68	71	69	107
74	Е	-	-	-	-	106	G	-	-	-	-
75	E	50	49	47	70	107	G	69	72	70	108
76	E	-	-	-	71	108	G	-	-	-	109
77	Е	51	50	48	72	109	G	70	73	71	110
78	Е	-	51	49	73	110	G	-	74	72	111
79	Е	-	-	-	-	111	G	-	-	-	-
80	E	52	52	50	78	112	G/ TDO	71	75	73	112
81	F	-	54	52	80	113	Н	-	77	75	121
82	F	-	-	-	-	114	Н	-	-	-	-
83	F	54	55	53	88	115	Н	73	78	76	122
84	F	-	-	-	89	116	Н	-	-	-	123
85	F	55	56	54	90	117	Н	74	79	77	128
86	F	56	57	55	91	118	Н	75	80	78	129
87	F	-	-	-	-	119	Н	-	-	-	-
88	F	57	58	56	92	120	Н	76	81	79	130
89	F	-	59	57	93	121	Н	-	82	80	131
90	F	-	-	-	-	122	Н	-	-	-	-
91	F	58	60	58	94	123	Н	77	83	81	132
92	F	-	-	-	96	124	Н	-	-	-	134
93	F	60	62	60	97	125	Н	79	85	83	135
94	F	61	63	61	98	126	Н	80	86	84	136
95	F	-	-	-	-	127	Н	-	-	-	-
96	F/ TCK	62	64	62	99	128	H/ GCLK3	81	87	85	137











3.25


SUPPLY VOLTAGE (V)


3.75

4.00


2.50


2.75








SUPPLY CURRENT VS. SUPPLY VOLTAGE LOW POWER ("L") MODE



















Ordering Information

ATF1508ASV(L) Standard Package Options

t _{PD} (ns)	t _{CO1} (ns)	f _{MAX} (MHz)	Ordering Code	Package	Operation Range
			ATF1508ASV-15 JC84	84J	
		100	ATF1508ASV-15 QC100	100Q1	Commercial
	8	100	ATF1508ASV-15 AC100	100A	(0°C to 70°C)
15			ATF1508ASV-15 QC160	160Q	
			ATF1508ASV-15 JI84	84J	
	0	8 100	ATF1508ASV-15 QI100	100Q1	Industrial
	8		ATF1508ASV-15 AI100	100A	(-40°C to +85°C)
			ATF1508ASV-15 QI160	160Q	
			ATF1508ASVL-20 JC84	84J	
	12	83.3	ATF1508ASVL-20 QC100	100Q1	Commercial
	12	03.3	ATF1508ASVL-20 AC100	100A	(0°C to 70°C)
20			ATF1508ASVL-20 QC160	160Q	
20			ATF1508ASVL-20 JI84	84J	
	12	92.2	ATF1508ASVL-20 QI100	100Q1	Industrial
	12	12 83.3	ATF1508ASVL-20 AI100	100A	(-40°C to +85°C)
			ATF1508ASVL-20 QI160	160Q	

Note: 1. The last time buy is Sept. 30, 2005 for shaded parts.

Using "C" Product for Industrial

There is very little risk in using "C" devices for industrial applications because the V_{CC} conditions for 3.3V products are the same for commercial and industrial (there is only 15°C difference at the high end of the temperature range). To use commercial product for industrial temperature ranges, de-rate I_{CC} by 15%.


ATF1508ASV(L) Green Package Options (Pb/Halide-free/RoHS Compliant)

t _{PD} (ns)	t _{co1} (ns)	f _{MAX} (MHz)	Ordering Code	Package	Operation Range
15	8	100	ATF1508ASV-15 JU84 ATF1508ASV-15 AU100	84J 100A	Industrial (-40°C to +85°C)
20	12	83.3	ATF1508ASVL-20 JU84 ATF1508ASVL-20 AU100	84J 100A	Industrial (-40°C to +85°C)

Package Type		
84J	84-lead, Plastic J-leaded Chip Carrier (PLCC)	
100Q1	100-lead, Plastic Quad Pin Flat Package (PQFP)	
100A	100-lead, Very Thin Plastic Gull Wing Quad Flat Package (TQFP)	
160Q	160-lead, Plastic Quad Pin Flat Package (PQFP)	

Packaging Information

84J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AF.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

COMMON	DIMENSIONS
/I Init of NA	

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	30.099	_	30.353	
D1	29.210	_	29.413	Note 2
E	30.099	_	30.353	
E1	29.210	_	29.413	Note 2
D2/E2	27.686	_	28.702	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

10/04/01


TITLE						
84J , 8	34-lead,	Plastic J-I	eaded	Chip	Carrier	(PLCC)


DRAWING NO.	REV.
84J	В





100Q1 - PQFP





COMMON DIMENSIONS


(Unit of Measure = mm)
JEDEC STANDARD MS-022, GC-1

SYMBOL	MIN	NOM	MAX	NOTE
А	-	3.04	3.4	
A1	0.25	0.33	0.5	
D		23.20 BSC	;	
Е		17.20 BSC	;	
E1	14.00 BSC			
В	0.22	_	0.40	
С	0.11	_	0.23	
D1	20 BSC			
L	0.73	_	1.03	
е	0.65 BSC			

07/6/2005

	TITLE	DRAWING NO.	REV.
2325 Orchard Par San Jose, CA 95	vay 100Q1, 100-lead, 14 x 20 mm Body, 3.2 mm Footprint, 0.65 mm Pitch, Plastic Quad Flat Package (PQFP)	100Q1	С

100A - TQFP



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	-	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.

AMEL

2325 Orchard Parkway San Jose, CA 95131 TITLE

100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
100A	С


10/5/2001






160Q - PQFP

Dimensions in Millimeters and (Inches). Controlling dimension: Millimeters. JEDEC Standard MS-022 DC-1





10/23/03

2325 Orchard Parkway San Jose, CA 95131

TITLE 160Q, 160-lead, 28 x 28 mm Body, 3.2 mm Footprint, 0.65 mm Pitch, Plastic Quad Flat Package (PQFP)

DRAWING NO. REV. 160Q

В

Revision History

Revision	Comments
1408H	Corrected list of last buy parts.
1408G	Green package options added.

