## Features

- Industry-standard Architecture
- 12 ns Maximum Pin-to-pin Delay
- Zero Power 25 µA Maximum Standby Power (Input Transition Detection)
- CMOS and TTL Compatible Inputs and Outputs
- Advanced Electrically-erasableTechnology
  - Reprogrammable
  - 100% Tested
- Latch Feature Holds Inputs to Previous Logic State
- High-reliability CMOS Process
  - 20 Year Data Retention
  - 100 Erase/Write Cycles
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Commercial and Industrial Temperature Ranges
- Dual-in-line and Surface Mount Standard Pinouts
- PCI Compliant
- Green Package Options (Pb/Halide-free/RoHS Compliant) Available

## 1. Desscription

The ATF22V10CZ/CQZ is a high-performance CMOS (electrically-erasable) programmable logic device (PLD) which utilizes Atmel's proven electrically-erasable Flash memory technology. Speeds down to 12 ns with zero standby power dissipation are offered. All speed ranges are specified over the full 5V ±10% range for industrial temperature ranges;  $5V \pm 5\%$  for commercial range 5-volt devices. The ATF22V10CZ/CQZ provides a low voltage and edge-sensing "zero" power CMOS PLD solution with "zero" standby power (5 µA typical). The ATF22V10CZ/CQZ provides a "zero" power CMOS PLD solution with 5V operating voltages, powering down automatically to the zero power-mode through Atmel's patented Input Transition Detection (ITD) circuitry when the device is idle, offering "zero" (25 µA worst case) standby power. This feature allows the user to manage total system power to meet specific application requirements and enhance reliability. Pin "keeper" circuits on input and output pins eliminate static power consumed by pull-up resistors. The "CQZ" combines the low high-frequency  $I_{CC}$  of the "Q" design with the "Z" feature.

The ATF22V10CZ/CQZ incorporates a superset of the generic architectures, which allows direct replacement of the 22V10 family and most 24-pin combinatorial PLDs. Ten outputs are each allocated 8 to 16 product terms. Three different modes of operation, configured automatically with software, allow highly complex logic functions to be realized.



Highperformance EE PLD


# ATF22V10CZ ATF22V10CQZ








#### Figure 1-1. Block Diagram




## 2. Pin Configurations

<b>Table 2-1.</b> Fill Configurations (All Fillouts Top View)	Table 2-1.	Pin Configurations (All Pinouts Top View)
---	------------	---

Pin Name	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
VCC	+5V Supply








CLK/IN	1	24	
IN 🗆	2	23	□ I/O
IN 🗆	3	22	□ 1/O
IN 🗆	4	21	□ I/O
IN 🗆	5	20	□ I/O
IN 🗆	6	19	□ I/O
IN 🗆	7	18	□ I/O
IN 🗆	8	17	□ I/O
IN 🗆	9	16	□ I/O
IN 🗆	10	15	□ I/O
IN 🗆	11	14	□ I/O
GND 🗆	12	13	D IN

Figure 2-3. PLCC



Note: For PLCC, P1, P8, P15 and P22 can be left unconnected. For superior performance, connect VCC to pin 1 and GND to 8, 15, and 22.

# 3. Absolute Maximum Ratings\*

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V <sup>(1)</sup>
Programming Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

## 4. DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	5V ± 5%	5V ± 10%






### 4.1 DC Characteristics

Symbol	Parameter	Condition			Min	Тур	Max	Units
I <sub>IL</sub>	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL}$ (Max)					-10	μΑ
I <sub>IH</sub>	Input or I/O High Leakage Current	$3.5 \le V_{IN} \le V_{CC}$					10	μA
			CZ-12, 15	Com		90	150	mA
	Clocked Power	V <sub>CC</sub> = Max	CZ-15	Ind		90	180	mA
I <sub>CC</sub>	Supply Current	Outputs Open, f = 15 MHz	CQZ-20	Com		40	60	mA
		CQZ-20	Ind		40	80	mA	
Power Supply Curr I <sub>SB</sub> Standby			CZ-12, 15	Com		5	25	μA
	Power Supply Current,	V <sub>CC</sub> = Max	CZ-15	Ind		5	50	μA
		V <sub>IN</sub> = MAX Outputs Open	CQZ-20	Com		5	25	μA
			CQZ-20	Ind		5	50	μA
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V					-130	mA
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V		
V <sub>IH</sub>	Input High Voltage				2.0		V <sub>CC</sub> + 0.75	V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min,$ $I_{OL} = 16 \text{ mA}$			0.5	v		
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CCIO} = Min,$ $I_{OH} = -4.0 \text{ mA}$			2.4			v

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

### 4.2 AC Waveforms



## 4.3 AC Characteristics<sup>(1)</sup>

		-12			-15		-20	
Symbol	Parameter	Min	Мах	Min	Мах	Min	Мах	Units
t <sub>PD</sub>	Input or Feedback to Non-registered Output	3	12	3	15	3	20	ns
t <sub>CF</sub>	Clock to Feedback		6		4.5		8	ns
t <sub>CO</sub>	Clock to Output	2	8	2	8	2	12	ns
t <sub>S</sub>	Input or Feedback Setup Time	10		10		14		ns
t <sub>H</sub>	Input Hold Time	0		0		0		ns
t <sub>w</sub>	Clock Width	6		6		10		ns
f <sub>MAX</sub>	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )		55.5 62 83.3		55.5 69 83.3	38.5 45.5 50.0		MHz MHz MHz
t <sub>EA</sub>	Input to Output Enable - Product Term	3	12	3	15	3	20	ns
t <sub>ER</sub>	Input to Output Disable - Product Term	2	15	3	15	3	20	ns
t <sub>PZX</sub>	OE Pin to Output Enable	2	12	2	15	2	20	ns
t <sub>PXZ</sub>	OE Pin to Output Disable 2 15 2		2	15	2	20	ns	
t <sub>AP</sub>	Input or I/O to Asynchronous Reset of Register		10	3	15	3	22	ns
t <sub>SP</sub>	Setup Time, Synchronous Preset	10		10		14		ns
t <sub>AW</sub>	Asynchronous Reset Width	7		8		20		ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	5		6		20		ns
t <sub>SPR</sub>	Synchronous Preset to Clock Recovery Time	10		10		14		ns


Note: 1. See ordering information for valid part numbers.






#### 4.4 Input Test Waveforms

4.4.1



#### 4.4.2 Output Test Loads



Note: Similar competitors devices are specified with slightly different loads. These load differences may affect output signals' delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible device specification conditions.

#### 4.5 Pin Capacitance

**Table 4-1.** Pin Capacitance (f = 1 MHz, T =  $25C^{(1)}$ )

	Тур	Max	Units	Conditions	
C <sub>IN</sub>	8	10	pF	V <sub>IN</sub> = 0V; f = 1.0 MHz	
C <sub>I/O</sub>	8	10	pF	$V_{OUT} = 0V; f = 1.0 \text{ MHz}$	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

#### 4.6 Power-up Reset

The registers in the ATF22V10CZ/CQZ are designed to reset during power-up. At a point delayed slightly from  $V_{CC}$  crossing  $V_{RST}$ , all registers will be reset to the low state. The output state will depend on the polarity of the buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1. The  $V_{CC}$  rise must be monotonic and start below 0.7V.
- 2. The clock must remain stable during  $T_{PR}$ .
- 3. After T<sub>PR</sub> occurs, all input and feedback setup times must be met before driving the clock pin high.

#### 4.7 Preload of Register Outputs

The ATF22V10CZ/CQZ's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file

with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

### 5. Electronic Signature Word


There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

## 6. Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF22V10CZ/CQZ fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible. The security fuse should be programmed last, as its effect is immediate.

## 7. Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See CMOS PLD Programming Hardware & Software Support for information on software/programming.






 Table 7-1.
 Programming/Erasing

Parameter	Description	Тур	Мах	Units
T <sub>PR</sub>	Power-up Reset Time	600	1000	ns
V <sub>RST</sub>	Power-up Reset Voltage	3.8	4.5	V


## 8. Input and I/O Pull-ups

All ATF22V10CZ/CQZ family members have internal input and I/O pin-keeper circuits. Therefore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven state. This ensures that all logic array inputs and device outputs are at known states. These are relatively weak active circuits that can be easily overridden by TTL-compatible drivers (see input and I/O diagrams below).






#### Figure 8-1. Input Diagram







# 9. Compiler Mode Selection

 Table 9-1.
 Compiler Mode Selection

	PAL Mode (5828 Fuses)	GAL Mode (5892 Fuses)
Synario	ATF22V10C (DIP) ATF22V10C (PLCC)	ATF22V10C DIP (UES) ATF22V10C PLCC (UES)
WINCUPL	P22V10 P22V10LCC	G22V10 G22V10LCC

# 8 ATF22V10C(Q)Z


## **10. Functional Logic Diagram Description**

The Functional Logic Diagram describes the ATF22V10CZ/CQZ architecture.

The ATF22V10CZ/CQZ has 12 inputs and 10 I/O macrocells. Each macrocell can be configured into one of four output configurations: active high/low, registered/combinatorial output. The universal architecture of the ATF22V10CZ/CQZ can be programmed to emulate most 24-pin PAL devices.

Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF22V10CZ/CQZ. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.








AIMEL

Figure 10-1. Functional Logic Diagram


10











ATF22V10CZ/CQZ OUTPUT SINK CURRENT vs.













0.0

0.5

1.0

1.5

2.0

2.5

SUPPLY VOLTAGE (V)

3.0


3.5


4.0


4.5


5.0















DELTA T<sub>co</sub> vs. # OF OUTPUT SWITCHING







## **11. Ordering Information**

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
12	10	8	ATF22V10CZ-12JC ATF22V10CZ-12PC ATF22V10CZ-12SC ATF22V10CZ-12XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
15	4.5	8	ATF22V10CZ-15JC ATF22V10CZ-15PC ATF22V10CZ-15SC ATF22V10CZ-15XC ATF22V10CZ-15JI ATF22V10CZ-15PI ATF22V10CZ-15SI ATF22V10CZ-15SI ATF22V10CZ-15XI	28J 24P3 24S 24X 28J 24P3 24S 24S 24X	Commercial (0°C to 70°C) Industrial (-40°C to +85°C)
20	14	12	ATF22V10CQZ-20JC ATF22V10CQZ-20PC ATF22V10CQZ-20SC ATF22V10CQZ-20SC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
20	14	12	ATF22V10CQZ-20JI ATF22V10CQZ-20PI ATF22V10CQZ-20SI ATF22V10CQZ-20XI	28J 24P3 24S 24X	Industrial (-40°C to +85°C)

### 11.2 ATF22V10CQZ Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
20	14	12	ATF22V10CQZ-20JU ATF22V10CQZ-20PU ATF22V10CQZ-20SU ATF22V10CQZ-20XU	28J 24P3 24S 24X	Industrial (-40°C to +85°C)


### 11.3 Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

Package Type				
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)			
24P3	24-pin, 0.300", Plastic Dual Inline Package (PDIP)			
24S	24-lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC)			
24X	24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)			

## 12. Packaging Information


### 12.1 28J - PLCC








#### 12.2 24P3 - PDIP




#### 12.3 24S - SOIC







### 12.4 24X – TSSOP



# 13. Revision History

Version No./Release Date	History	
Revision I – November 2005	1. Added Green Package options	

