## Features

- Industry-standard Architecture
- Low-cost, Easy-to-use Software Tools
- High-speed, Electrically Erasable Programmable Logic Devices
- 5 ns Maximum Pin-to-pin Delay
- CMOS- and TTL-compatible Inputs and Outputs
- Latch Feature Holds Inputs to Previous Logic States
- Pin-controlled Standby Power ( $10 \mu \mathrm{~A}$ Typical)
- Advanced Flash Technology
- Reprogrammable
- 100\% Tested
- High-reliability CMOS Process
- 20-year Data Retention
- 100 Erase/Write Cycles
- 2,000V ESD Protection
- 200 mA Latch-up Immunity
- Dual Inline and Surface Mount Packages in Standard Pinouts
- PCI-compliant
- True Input Transition Detection "Z" and "QZ" Version
- Green Package Options (Pb/Halide-free/RoHS Compliant) Available


## 1. Description

The ATF22V10C is a high-performance CMOS (electrically erasable) programmable logic device (PLD) that utilizes Atmel's proven electrically erasable Flash memory technology. Speeds down to 5 ns and power dissipation as low as $100 \mu \mathrm{~A}$ are offered. All speed ranges are specified over the full $5 \mathrm{~V} \pm 10 \%$ range for industrial temperature ranges, and $5 \mathrm{~V} \pm 5 \%$ for commercial temperature ranges.
Several low-power options allow selection of the best solution for various types of power-limited applications. Each of these options significantly reduces total system power and enhances system reliability.


High-
performance EE PLD

ATF22V10C ATF22V10CQ

See separate datasheet for ATF22V10CZ and ATF22V10CQZ options.

Figure 1-1. Logic Diagram


## 2. Pin Configurations

Table 2-1. Pin Configurations (All Pinouts Top View)

| Pin Name | Function |
| :--- | :--- |
| CLK | Clock |
| IN | Logic Inputs |
| I/O | Bi-directional Buffers |
| GND | Ground |
| VCC | +5V Supply |
| PD | Power-down |

Figure 2-1. TSSOP


Figure 2-3. PLCC


Note: For all PLCCs (except "-5"), pins 1, 8, 15
and 22 can be left unconnected. However, if they are connected, superior performance will be achieved.

Figure 2-2. DIP/SOIC


## 3. Absolute Maximum Ratings*

| Temperature under Bias ................................ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :--- |
| Storage Temperature ................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |
| Respect to Ground .....................................-2.0V to $+7.0 \mathrm{~V}^{(1)}$ |
| Voltage on Input Pins |
| with Respect to Ground |
| during Programming ...................................-2.0V to $+14.0 \mathrm{~V}^{(1)}$ |
| Programming Voltage with |
| Respect to Ground .................................-2.0V to $+14.0 \mathrm{~V}^{(1)}$ |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note: 1. Minimum voltage is -0.6 V DC, which may undershoot to -2.0 V for pulses of less than 20 ns . Maximum output pin voltage is $\mathrm{V}_{\mathrm{CC}}+0.75 \mathrm{~V} \mathrm{DC}$, which may overshoot to 7.0 V for pulses of less than 20 ns .

## 4. DC and AC Operating Conditions

|  | Commercial | Industrial |
| :--- | :---: | :---: |
| Operating Temperature (Ambient) | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ |

### 4.1 DC Characteristics

| Symbol | Parameter | Condition |  |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Input or I/O Low Leakage Current | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ (Max) |  |  |  | -35.0 | -10.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input or I/O High Leakage Current | $3.5 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  |  |  | 10.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current, Standby | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max, } \\ & \mathrm{V}_{\mathrm{IN}}=\text { Max, } \\ & \text { Outputs Open } \end{aligned}$ | C-5, 7, 10 | Com. |  | 85.0 | 130.0 | mA |
|  |  |  | C-10 | Ind. |  | 90.0 | 140.0 | mA |
|  |  |  | C-15 | Com. |  | 65.0 | 90.0 | mA |
|  |  |  | C-15 | Ind. |  | 65.0 | 115.0 | mA |
|  |  |  | CQ-15 | Com. |  | 35.0 | 55.0 | mA |
|  |  |  | CQ-15 | Ind. |  | 35.0 | 70.0 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Clocked Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max, Outputs Open, $\mathrm{f}=15 \mathrm{MHz}$ | C-5, 7, 10 | Com. |  |  | 150.0 | mA |
|  |  |  | C-10 | Ind. |  |  | 160.0 | mA |
|  |  |  | C-15 | Com. |  | 70.0 | 90.0 | mA |
|  |  |  | C-15 | Ind. |  | 70.0 | 90.0 | mA |
|  |  |  | CQ-15 | Com. |  | 40.0 | 60.0 | mA |
|  |  |  | CQ-15 | Ind. |  | 40.0 | 80.0 | mA |
| $\mathrm{I}_{\text {PD }}$ | Power Supply Current, PD Mode | $\mathrm{V}_{\text {CC }}=$ Max |  | Com. |  | 10.0 | 100.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=0, \mathrm{Max}$ |  | Ind. |  | 10.0 | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{IOS}^{(1)}$ | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  |  |  |  | -130.0 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+0.75$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | Com., Ind. |  |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | Mil. |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  |  | V |

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

### 4.2 AC Waveforms ${ }^{(1)}$



Note: 1. Timing measurement reference is 1.5 V . Input $A C$ driving levels are 0.0 V and 3.0 V , unless otherwise specified.

### 4.3 AC Characteristics ${ }^{(1)}$

| Symbol | Parameter | -5 |  | -7 |  | -10 |  | -15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{PD}}$ | Input or Feedback to Combinatorial Output | 1.0 | 5.0 | 3.0 | 7.5 | 3.0 | 10.0 | 3.0 | 15.0 | ns |
| $\mathrm{t}_{\mathrm{Co}}$ | Clock to Output | 1.0 | 4.0 | 2.0 | $4.5^{(2)}$ | 2.0 | 6.5 | 2.0 | 8.0 | ns |
| $\mathrm{t}_{\mathrm{CF}}$ | Clock to Feedback |  | 2.5 |  | 2.5 |  | 2.5 |  | 2.5 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Input or Feedback Setup Time | 3.0 |  | 3.5 |  | 4.5 |  | 10.0 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | External Feedback 1/( $\left.\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{co}}\right)$ | 142.0 |  | $125.0^{(3)}$ |  | 90.0 |  | 55.5 |  | MHz |
|  | Internal Feedback 1/( $\left.\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CF}}\right)$ | 166.0 |  | 142.0 |  | 117.0 |  | 80.0 |  | MHz |
|  | No Feedback 1/( $\mathrm{t}_{\text {WH }}+\mathrm{t}_{\text {WL }}$ ) | 166.0 |  | 166.0 |  | 125.0 |  | 83.3 |  | MHz |
| $t_{\text {w }}$ | Clock Width ( $\mathrm{t}_{\mathrm{WL}}$ and $\mathrm{t}_{\mathrm{WH}}$ ) | 3.0 |  | 3.0 |  | 3.0 |  | 6.0 |  | ns |
| $\mathrm{t}_{\text {EA }}$ | Input or I/O to Output Enable | 2.0 | 6.0 | 3.0 | 7.5 | 3.0 | 10.0 | 3.0 | 15.0 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input or I/O to Output Disable | 2.0 | 5.0 | 3.0 | 7.5 | 3.0 | 9.0 | 3.0 | 15.0 | ns |
| $\mathrm{t}_{\mathrm{AP}}$ | Input or I/O to Asynchronous Reset of Register | 3.0 | 7.0 | 3.0 | 10.0 | 3.0 | 12.0 | 3.0 | 20.0 | ns |
| $\mathrm{t}_{\text {AW }}$ | Asynchronous Reset Width | 5.5 |  | 7.0 |  | 8.0 |  |  | 15.0 | ns |
| $\mathrm{t}_{\text {AR }}$ | Asynchronous Reset Recovery Time | 4.0 |  | 5.0 |  | 6.0 |  |  | 10.0 | ns |
| $\mathrm{t}_{\text {SP }}$ | Setup Time, Synchronous Preset | 4.0 |  | 4.5 |  | 6.0 |  |  | 10.0 | ns |
| $\mathrm{t}_{\text {SPR }}$ | Synchronous Preset to Clock Recovery Time | 4.0 |  | 5.0 |  | 8.0 |  |  | 10.0 | ns |

Notes: 1. See ordering information for valid part numbers.
2. 5.5 ns for DIP package devices.
3. 111 MHz for DIP package devices.

### 4.4 Power-down AC Characteristics ${ }^{(1)(2)(3)}$

| Symbol | Parameter | -5 |  | -7 |  | -10 |  | -15 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {IVDH }}$ | Valid Input before PD High | 5.0 |  | 7.5 |  | 10.0 |  | 15.0 |  | ns |
| $\mathrm{t}_{\text {GVDH }}$ | Valid $\overline{\text { OE before PD High }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {CVDH }}$ | Valid Clock before PD High | 0 |  | 0 |  | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {DHIX }}$ | Input Don't Care after PD High |  | 5.0 |  | 7.0 |  | 10.0 |  | 15.0 | ns |
| $\mathrm{t}_{\text {DHGX }}$ | $\overline{\text { OE Don't Care after PD High }}$ |  | 5.0 |  | 7.0 |  | 10.0 |  | 15.0 | ns |
| $\mathrm{t}_{\text {DHCX }}$ | Clock Don't Care after PD High |  | 5.0 |  | 7.0 |  | 10.0 |  | 15.0 | ns |
| $\mathrm{t}_{\text {DLIV }}$ | PD Low to Valid Input |  | 5.0 |  | 7.5 |  | 10.0 |  | 15.0 | ns |
| $\mathrm{t}_{\text {DLGV }}$ | PD Low to Valid $\overline{\mathrm{OE}}$ |  | 15.0 |  | 20.0 |  | 25.0 |  | 30.0 | ns |
| $\mathrm{t}_{\mathrm{DLCV}}$ | PD Low to Valid Clock |  | 15.0 |  | 20.0 |  | 25.0 |  | 30.0 | ns |
| $\mathrm{t}_{\text {DLOV }}$ | PD Low to Valid Output |  | 20.0 |  | 25.0 |  | 30.0 |  | 35.0 | ns |

Notes: 1. Output data is latched and held.
2. High-Z outputs remain high-Z.
3. Clock and input transitions are ignored.

### 4.5 Input Test Waveforms

### 4.5.1 Input Test Waveforms and Measurement Levels

AC
DRIVING
LEVELS

### 4.5.2 Commercial Output Test Loads



### 4.6 Pin Capacitance

Table 4-1. $\quad$ Pin Capacitance $\left(f=1 \mathrm{MHz}, \mathrm{T}=25^{\circ} \mathrm{C}^{(1)}\right)$

|  | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | 5 | 8 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | 6 | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not $100 \%$ tested.

### 4.7 Power-up Reset

The registers in the ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from $\mathrm{V}_{\mathrm{CC}}$ crossing $\mathrm{V}_{\mathrm{RST}}$, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how $\mathrm{V}_{\mathrm{Cc}}$ actually rises in the system, the following conditions are required:

1. The $\mathrm{V}_{\mathrm{CC}}$ rise must be monotonic, and starts below 0.7 V ,
2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
3. The clock must remain stable during $t_{P R}$.

Figure 4-1. Power-up Reset Timing


### 4.8 Preload of Registered Outputs

The ATF22V10C's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

## 5. Electronic Signature Word

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

## 6. Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.

## 7. Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See "CMOS PLD Programming Hardware \& Software Support" for information on software/programming.

Table 7-1. Programming/Erasing

| Parameter | Description | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{PR}}$ | Power-up Reset Time | 600 | 1,000 | ns |
| $\mathrm{~V}_{\mathrm{RST}}$ | Power-up Reset Voltage | 3.8 | 4.5 | V |

## 8. Input and I/O Pin-keeper Circuits

The ATF22V10C contains internal input and I/O pin-keeper circuits. These circuits allow each ATF22V10C pin to hold its previous value even when it is not being driven by an external source or by the device's output buffer. This helps to ensure that all logic array inputs are at known valid logic levels. This reduces system power by preventing pins from floating to indeterminate levels. By using pin-keeper circuits rather than pull-up resistors, there is no DC current required to hold the pins in either logic state (high or low).

These pin-keeper circuits are implemented as weak feedback inverters, as shown in the Input Diagram below. These keeper circuits can easily be overdriven by standard TTL- or CMOS-compatible drivers. The typical overdrive current required is $40 \mu \mathrm{~A}$.

Figure 8-1. Input Diagram


Figure 8-2. I/O Diagram


## 9. Power-down Mode

The ATF22V10C includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the PD pin is high, the device supply current is reduced to less than 100 mA . During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in an undetermined state at the onset of power-down will remain at the same state. During powerdown, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using the powerdown pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.

Note: Some programmers list the 22V10 JEDEC compatible 22V10C (no PD used) separately from the non-22V10 JEDEC compatible 22V10CEX (with PD used).

## 10. Compiler Mode Selection

Table 10-1. Compiler Mode Selection

|  | PAL Mode <br> (5828 Fuses) | GAL Mode <br> (5892 Fuses) | Power-down Mode $^{(1)}$ <br> (5893 Fuses) |
| :--- | :---: | :---: | :---: |
| Synario | ATF22V10C (DIP) | ATTF22V10C DIP (UES) | ATF22V10C DIP (PWD) |
|  | ATF22V10C (PLCC) | ATF22C10C PLCC (UES) | ATF22V10C PLCC (PWD) |
| WINCUPL | P22V10 <br> P22V10LCC | G22V10 <br> G22V10LCC | G22V10CP |

Note: 1. These device types will create a JEDEC file which when programmed in ATF22V10C devices will enable the power-down mode feature. All other device types have the feature disabled.

## 11. Functional Logic Diagram






ATF22V10C/CQ OUTPUT SINK CURRENT VS.
SUPPLY VOLTAGE ( $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ )








ATF22V10C/CQ DELTA T PD $^{\text {VS. }}$ NUMBER OF OUTPUT SWITCHING


ATF22V10C/CQ DELTA $T_{c o}$ VS. OUTPUT LOADING


ATF22V10C/CQ DELTA $T_{\text {co }}$ VS. NUMBER OF SWITCHING


## 12. Ordering Information

### 12.1 Standard Package Options

| $\mathrm{t}_{\mathrm{PD}}$ (ns) | $\mathrm{t}_{\mathrm{S}}(\mathrm{ns})$ | $\mathrm{t}_{\mathrm{co}}$ ( ns ) | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 3 | 4 | ATF22V10C-5JC | 28J | Commercial ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) |
| 7.5 | 3.5 | 4.5 | ATF22V10C-7JC <br> ATF22V10C-7PC <br> ATF22V10C-7SC <br> ATF22V10C-7XC | $\begin{gathered} \hline 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { Commercial } \\ & \left(0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}\right) \end{aligned}$ |
|  |  |  | ATF22V10C-7JI | 28J | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 10 | 4.5 | 6.5 | ATF22V10C-10JC ATF22V10C-10PC <br> ATF22V10C-10SC <br> ATF22V10C-10XC | $\begin{gathered} \hline 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | Commercial ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATF22V10C-10JI ATF22V10C-10PI ATF22V10C-10SI ATF22V10C-10XI | $\begin{gathered} \hline 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 15 | 10 | 8 | ATF22V10C-15JC <br> ATF22V10C-15PC <br> ATF22V10C-15SC <br> ATF22V10C-15XC | $\begin{gathered} \hline 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | Commercial ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) |
|  |  |  | ATF22V10C-15JI <br> ATF22V10C-15PI <br> ATF22V10C-15SI <br> ATF22V10C-15XI | $\begin{gathered} \hline 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 15 | 10 | 8 | ATF22V10CQ-15JC ATF22V10CQ-15PC <br> ATF22V10CQ-15SC <br> ATF22V10CQ-15XC | $\begin{gathered} \hline 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { Commercial } \\ & \left(0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}\right) \end{aligned}$ |
|  |  |  | ATF22V10CQ-15JI <br> ATF22V10CQ-15PI <br> ATF22V10CQ-15SI <br> ATF22V10CQ-15XI | $\begin{gathered} 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |

12.2 ATF22V10CQ Green Package Options (Pb/Halide-free/RoHS Compliant)

| $\mathrm{t}_{\text {PD }}$ ( ns ) | $\mathrm{t}_{\mathrm{S}}$ ( ns ) | $\mathrm{t}_{\mathrm{co}}(\mathrm{ns})$ | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 3 | 4 | ATF22V10C-5JX | 28J | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
| 7.5 | 3.5 | 4.5 | ATF22V10C-7PX ATF22V10C-7SX | $\begin{gathered} 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \end{gathered}$ | Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
| 7.5 | 3.5 | 4.5 | ATF22V10C-7JU | 28J | Industrial $\left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right)$ |
| 10 | 4.5 | 6.5 | ATF22V10C-10JU <br> ATF22V10C-10PU <br> ATF22V10C-10SU <br> ATF22V10C-10XU | $\begin{gathered} 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \\ 24 \mathrm{~S} \\ 24 \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 15 | 10 | 8 | ATF22V10C-15JU ATF22V10C-15PU | $\begin{gathered} 28 \mathrm{~J} \\ 24 \mathrm{P} 3 \end{gathered}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
|  |  |  | ATF22V10CQ-15JU | 28J | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |

### 12.3 Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "l" to the "C" device (7 ns "C" = 10 ns " l ") and de-rate power by 30\%.

| Package Type |  |
| :--- | :--- |
| $\mathbf{2 8 J}$ | 28-lead, Plastic J-leaded Chip Carrier (PLCC) |
| $\mathbf{2 4 P 3}$ | 24-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP) |
| $\mathbf{2 4 S}$ | 24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) |
| $\mathbf{2 4 X}$ | 24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP) |

## 13. Packaging Information

### 13.128 J - PLCC



### 13.2 24P3 - PDIP



Notes: 1. This package conforms to JEDEC reference MS-001, Variation AF.
2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm ( $0.010^{\prime \prime}$ ).

COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 5.334 |  |
| A1 | 0.381 | - | - |  |
| D | 31.623 | - | 32.131 | Note 2 |
| E | 7.620 | - | 8.255 |  |
| E1 | 6.096 | - | 7.112 | Note 2 |
| B | 0.356 | - | 0.559 |  |
| B1 | 1.270 | - | 1.651 |  |
| L | 2.921 | - | 3.810 |  |
| C | 0.203 | - | 0.356 |  |
| eB | - | - | 10.922 |  |
| eC | 0.000 | - | 1.524 |  |
| e | 2.540 TYP |  |  |  |
|  |  |  |  |  |

6/1/04

| 2325 Orchard Parkway San Jose, CA 95131 | TITLE <br> 24P3, 24-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP) | DRAWING NO. 24P3 | REV. |
| :---: | :---: | :---: | :---: |

### 13.3 24S - SOIC



### 13.4 24X - TSSOP

Dimensions in Millimeter and (Inches)*
JEDEC STANDARD MO-153 AD
Controlling dimension: millimeters


## 14. Revision History

| Revision Level - Revision Date | History |
| :--- | :--- |
| R - June 2006 | Updated Green package options. |
| S - August 2008 | Added new green part. |

