Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 16K Bytes of In-System Self-programmable Flash program memory
 - 512 Bytes EEPROM
 - 1K Bytes Internal SRAM
 - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Up to 64K Bytes Optional External Memory Space
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - Two 16-bit Timer/Counters with Separate Prescalers, Compare Modes, and
 - Capture Modes
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - Dual Programmable Serial USARTs
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 35 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad MLF
- Operating Voltages
 - 1.8 5.5V for ATmega162V
 - 2.7 5.5V for ATmega162
- Speed Grades
 - 0 8 MHz for ATmega162V (see Figure 113 on page 266)
 - 0 16 MHz for ATmega162 (see Figure 114 on page 266)



8-bit **AVR**[®] Microcontroller with 16K Bytes In-System Programmable Flash

ATmega162 ATmega162V


Summary





Pin Configurations

Figure 1. Pinout ATmega162




Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

² ATmega162/V

Overview The ATmega162 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega162 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega162 provides the following features: 16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1K bytes SRAM, an external memory interface, 35 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, four flexible Timer/Counters with compare modes, internal and external interrupts, two serial programmable USARTs, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot Program running on the AVR core. The Boot Program can use any interface to download the Application Program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega162 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega162 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

ATmega161 and The ATmega162 is a highly complex microcontroller where the number of I/O locations super-ATmega162 sedes the 64 I/O locations reserved in the AVR instruction set. To ensure back-ward compatibility with the ATmega161, all I/O locations present in ATmega161 have the same loca-Compatibility tions in ATmega162. Some additional I/O locations are added in an Extended I/O space starting from 0x60 to 0xFF, (i.e., in the ATmega162 internal RAM space). These locations can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega161 users. Also, the increased number of Interrupt Vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega161 compatibility mode can be selected by programming the fuse M161C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega161. Also, the Extended Interrupt Vec-tors are removed. The ATmega162 is 100% pin compatible with ATmega161, and can replace the ATmega161 on current Printed Circuit Boards. However, the location of Fuse bits and the electrical characteristics differs between the two devices.

ATmega161 Compatibility Mode Programming the M161C will change the following functionality:

 The extended I/O map will be configured as internal RAM once the M161C Fuse is programmed.

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 56 for details.
- The double buffering of the USART Receive Registers is disabled. See "AVR USART vs. AVR UART Compatibility" on page 168 for details.
- Pin change interrupts are not supported (Control Registers are located in Extended I/O).
- One 16 bits Timer/Counter (Timer/Counter1) only. Timer/Counter3 is not accessible.

Note that the shared UBRRHI Register in ATmega161 is split into two separate registers in ATmega162, UBRR0H and UBRR1H. The location of these registers will not be affected by the ATmega161 compatibility fuse.

Pin Descriptions

VCC Digital supply voltage

GND Ground

Port A (PA7..PA0) Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega162 as listed on page 72.

Port B (PB7..PB0) Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega162 as listed on page 72.

Port C (PC7..PC0) Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC7(TDI), PC5(TMS) and PC4(TCK) will be activated even if a Reset occurs.

Port C also serves the functions of the JTAG interface and other special features of the ATmega162 as listed on page 75.





Port D (PD7PD0)	Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port D also serves the functions of various special features of the ATmega162 as listed on page 78.
Port E(PE2PE0)	Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port E also serves the functions of various special features of the ATmega162 as listed on page 81.
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 18 on page 48. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the Inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the Inverting Oscillator amplifier.

Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	_	_	_	_	-	_	-	_	
	Reserved	_	_	_	_	_	_	_	_	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	_	-	-	-	-	
(0x9C)	Reserved	-	_	-	_	-	_	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	401
(0x8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	FOC3A	FOC3B	WGM31	WGM30	131
(0x8A)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	128
(0x89)	TCNT3H					unter Register Hig				133
(0x88)	TCNT3L					unter Register Lo				133
(0x87)	OCR3AH					Compare Register				133
(0x86)	OCR3AL					Compare Register				133
(0x85)	OCR3BH					Compare Register				133
(0x84)	OCR3BL Reserved		_	–	unter3 – Output C –	Compare Register _	B LOW Byte	_	_	133
(0x83)		_	_	_	_	_				
(0x82) (0x81)	Reserved ICR3H	-	_			Capture Register		_	-	134
(0x81)	ICR3L					Capture Register				134
(0x7F)	Reserved	_	_	-	-	-		-	-	104
(0x7E)	Reserved	_	_	_	_	_	_	_	_	
(0x7D)	ETIMSK	_	_	TICIE3	OCIE3A	OCIE3B	TOIE3	_	_	135
(0x7C)	ETIFR	_	_	ICF3	OCF3A	OCF3B	TOV3	_	_	135
(0x7B)	Reserved	-	-	-	-	-	_	-	-	
(0x7A)	Reserved	-	-	-	-	-	-	-	-	
(0x79)	Reserved	-	-	-	-	-	-	-	-	
(0x78)	Reserved	-	_	-	-	-	-	-	-	
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	_	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	Reserved	-	-	-	-	-	-	-	-	
(0x6F)	Reserved	-	-	-	-	-	-	-	-	
(0x6E)	Reserved	-	-	-	-	-	-	-	-	
(0x6D)	Reserved									00
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9 PCINT1	PCINT8 PCINT0	88
(0x6B)	PCMSK0 Beconved	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	88
(0x6A)	Reserved	-	-	-	_	-	_	-	-	
(0x69)	Reserved Reserved	-	-		-	-	-	-	-	
(0x68)										
(0x67) (0x66)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x66)	Reserved	_	_	_	_	_	_	_		
(0x65) (0x64)	Reserved	_	_		_	_				
(0x64) (0x63)	Reserved	_			_	_				
(0x63) (0x62)	Reserved	_	_	_	_	_	_	_		
(0x61)	CLKPR	CLKPCE	_	_	_	CLKPS3	CLKPS2	CLKPS1	CLKPS0	41
		OLIVEOE	_	-	_	OLINEOD	ULINE 32	OLIVEOL	OLIVE OU	41

ATmega162/V

0x3F (0x5F) 0x3E (0x5E) 0x3D (0x5D) 0x3C ⁽²⁾ (0x5C) ⁽²⁾ 0x3B (0x5B) 0x3A (0x5A) 0x38 (0x58) 0x37 (0x57) 0x36 (0x58) 0x33 (0x58) 0x33 (0x58) 0x33 (0x55) 0x33 (0x55) 0x33 (0x52) 0x31 (0x51) 0x2C (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x28 (0x48) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x22 (0x42) 0x21 (0x41)	Reserved SREG SPH SPL UBRR1H UCSR1C GICR GIFR TIMSK TIFR SPMCR EMCUCR MCUCRSR TCCR0 TCCR1A TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AH OCR1BH TCCR2 ASSR ICR1H	- I SP15 SP7 URSEL1 URSEL1 INT1 INTF1 TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1 ICNC1	- T SP14 SP6 UMSEL1 INT0 INTF0 OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0 ICES1	XMM2 COM1B1 - Time Time	mer/Counter0 Ou XMM1 COM1B0 WGM13	- V SP11 SP3 USBS1 PCIE0 PCIF0 TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0 FOC1A	UCSZ11 - TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02	- Z SP9 SP1 R1[11:8] UCSZ10 IVSEL - TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01 EXTRF	- C SP8 SP0 UCPOL1 IVCE - OCIE0 OCF0 SPMEN ISC2 ISC00 PORF CS00	10 13 13 190 189 61, 86 87 102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102 102
0x3E (0x5E) 0x3D (0x5D) 0x3C ⁽²⁾ (0x5C) ⁽²⁾ 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x33 (0x53) 0x33 (0x55) 0x33 (0x52) 0x31 (0x51) 0x2C (0x4E) 0x2D (0x4F) 0x2C (0x4C) 0x28 (0x4B) 0x28 (0x4B) 0x27 (0x47) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x22 (0x42) 0x24 (0x44) 0x22 (0x42) 0x21 (0x41)	SPH SPL UBRR1H UCSR1C GICR GIFR TIMSK TIFR SPMCR EMCUCR MCUCR MCUCR MCUCSR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCCR1B TCNT1L OCR1AH OCR1BH OCR1BL TCCR2 ASSR	SP15 SP7 URSEL1 URSEL1 INT1 INTF1 TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	SP14 SP6 UMSEL1 INT0 INTF0 OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	SP13 SP5 UPM11 INT2 INTF2 OCIE1B OCF1B - SRL1 SE SM2 COM01 Tim COM1B1 - Time	SP12 SP4 UPM10 PCIE1 PCIF1 OCIE2 OCF2 RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Our XMM1 COM1B0 WGM13	SP11 SP3 USBS1 PCIE0 PCIF0 TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	SP10 SP2 UCSZ11 - TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02	SP9 SP1 31[11:8] UCSZ10 IVSEL - TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01	SP8 SP0 UCPOL1 IVCE - OCIE0 OCF0 OCF0 SPMEN ISC2 ISC00 PORF CS00	13 13 190 189 61, 86 87 102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x3D (0x5D) 0x3C ⁽²⁾ (0x5C) ⁽²⁾ 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x33 (0x53) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x27 (0x47) 0x26 (0x44) 0x25 (0x42) 0x24 (0x44) 0x22 (0x42) 0x24 (0x41) 0x22 (0x42)	SPL UBRR1H UCSR1C GICR GIFR TIMSK TIFR SPMCR EMCUCR MCUCR MCUCR MCUCSR TCCR0 TCCR0 SFIOR TCCR1A TCCR1B TCCR1B TCCR1AH OCR1BH OCR1BL TCCR2 ASSR	SP7 URSEL1 URSEL1 INT1 INTF1 TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	SP6 UMSEL1 INT0 INTF0 OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	SP5 UPM11 INT2 INTF2 OCIE1B OCF1B - SRL1 SE SM2 COM01 Tim COM1B1 - Time	SP4 UPM10 PCIE1 PCIF1 OCIE2 OCF2 RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Our XMM1 COM1B0 WGM13	SP3 USBS1 PCIE0 PCIF0 TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	SP2 UBRF UCSZ11 - TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02	SP1 31[11:8] UCSZ10 IVSEL - TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01	SP0 UCPOL1 IVCE - OCIE0 OCF0 SPMEN ISC2 ISC00 PORF CS00	13 190 189 61, 86 87 102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x3C ⁽²⁾ (0x5C) ⁽²⁾ 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x35 (0x55) 0x34 (0x54) 0x33 (0x55) 0x34 (0x54) 0x33 (0x55) 0x34 (0x54) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x22(0x42)	UBRR1H UCSR1C GICR TIMSK TIFR SPMCR EMCUCR MCUCR MCUCSR TCCR0 TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCCR1B TCCR1B TCNT1L OCR1AH OCR1AL OCR1BL TCCR2 ASSR	URSEL1 URSEL1 INT1 INTF1 TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	UMSEL1 INT0 OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	UPM11 INT2 INTF2 OCIE1B OCF1B - SRL1 SE SM2 COM01 Tim XMM2 COM1B1 - Tim Tim	UPM10 PCIE1 PCIF1 OCIE2 OCF2 RWWSRE SRL0 SRL0 SM1 JTRF COM00 Timer/Couter0 Ou XMM1 COM1B0 WGM13	USBS1 PCIE0 PCIF0 TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	UBRF UCSZ11 - TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02	1[[11:8] UCSZ10 IVSEL - TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01	UCPOL1 IVCE - OCIE0 OCF0 SPMEN ISC2 ISC00 PORF CS00	190 189 61, 86 87 102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x3C(2)(0x5C)(2) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x33 (0x55) 0x34 (0x54) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x22 (0x42) 0x25 (0x45) 0x25 (0x45) 0x25 (0x44) 0x25 (0x43) 0x22 (0x42) 0x21 (0x41)	UCSR1C GICR GIFR TIMSK TIFR SPMCR EMCUCR MCUCR MCUCSR TCCR0 TCCR0 TCNT0 SFIOR TCCR1A TCCR1B TCCR1B TCCR1B TCNT1L OCR1AL OCR1AL OCR1AL OCR1BL TCCR2 ASSR	URSEL1 INT1 INTF1 TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	INTO INTF0 OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	INT2 INTF2 OCIE1B OCF1B - SRL1 SE SM2 COM01 Tirr XMM2 COM1B1 - Tirre Tirre	PCIE1 PCIF1 OCIE2 OCF2 RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	PCIE0 PCIF0 TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	UCSZ11 - TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02 gister	UCSZ10 IVSEL - TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01	IVCE - OCIE0 OCF0 SPMEN ISC2 ISC00 PORF CS00	189 61, 86 87 102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x55) 0x35 (0x55) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2E (0x4F) 0x2D (0x4D) 0x2C (0x4C) 0x28 (0x4B) 0x28 (0x4B) 0x26 (0x4A) 0x25 (0x45) 0x26 (0x44) 0x25 (0x45) 0x26 (0x44) 0x22 (0x42) 0x22 (0x42) 0x21 (0x41)	GICR GIFR TIMSK TIFR SPMCR EMCUCR MCUCSR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCCR1B TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1AH OCR1BL TCCR2 ASSR	INT1 INTF1 TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	INTO INTF0 OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	INT2 INTF2 OCIE1B OCF1B - SRL1 SE SM2 COM01 Tirr XMM2 COM1B1 - Tirre Tirre	PCIE1 PCIF1 OCIE2 OCF2 RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	PCIE0 PCIF0 TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	- TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02	IVSEL - TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01	IVCE - OCIE0 OCF0 SPMEN ISC2 ISC00 PORF CS00	61, 86 87 102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x33 (0x53) 0x30 (0x52) 0x30 (0x52) 0x30 (0x50) 0x2E (0x4F) 0x2D (0x4D) 0x2C (0x4C) 0x28 (0x48) 0x27 (0x47) 0x26 (0x44) 0x25 (0x45) 0x26 (0x44) 0x22 (0x42) 0x22 (0x42) 0x22 (0x41) 0x22 (0x42) 0x21 (0x41)	GIFR TIMSK TIFR SPMCR EMCUCR MCUCR MCUCSR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCCR1B TCNT1H TCNT1L OCR1AL OCR1AL OCR1AL OCR1BL TCCR2 ASSR	INTF1 TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	INTF0 OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	INTF2 OCIE1B OCF1B - SRL1 SE SM2 COM01 Tin XMM2 COM1B1 - Tim Tim	PCIF1 OCIE2 OCF2 RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	PCIF0 TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02 gister	- TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01	- OCIE0 OCF0 SPMEN ISC2 ISC00 PORF CS00	87 102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2E (0x4F) 0x2D (0x4D) 0x22 (0x42) 0x20 (0x4A) 0x28 (0x4B) 0x28 (0x48) 0x26 (0x4A) 0x28 (0x48) 0x26 (0x44) 0x25 (0x45) 0x26 (0x44) 0x25 (0x45) 0x22 (0x42) 0x22 (0x42) 0x22 (0x42) 0x21 (0x41)	TIMSK TIFR SPMCR EMCUCR MCUCR MCUCSR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCNT1H TCNT1H TCNT1L OCR1AL OCR1AL OCR1BL TCCR2 ASSR	TOIE1 TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	OCIE1A OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	OCIE1B OCF1B - SRL1 SE SM2 COM01 Tim XMM2 COM1B1 - Tim Tim	OCIE2 OCF2 RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	TICIE1 ICF1 BLBSET SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	TOIE2 TOV2 PGWRT SRW00 ISC10 BORF CS02 gister	TOIE0 TOV0 PGERS SRW11 ISC01 EXTRF CS01	OCIE0 OCF0 SPMEN ISC2 ISC00 PORF CS00	102, 134, 154 103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x33 (0x53) 0x33 (0x53) 0x33 (0x53) 0x33 (0x53) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x28 (0x4B) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x44) 0x25 (0x45) 0x22 (0x42) 0x22 (0x42) 0x22 (0x42) 0x21 (0x41)	TIFR SPMCR EMCUCR MCUCR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCCR1B TCNT1H TCNT1L OCR1AL OCR1AL OCR1BL TCCR2 ASSR	TOV1 SPMIE SM0 SRE JTD FOC0 TSM COM1A1	OCF1A RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	OCF1B - SRL1 SE SM2 COM01 Tim XMM2 COM1B1 - Tim Tim	OCF2 RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	ICF1 BLBSET SRW01 ISC11 WDRF WGM01 Inter0 (8 Bits) tput Compare Reg XMM0	TOV2 PGWRT SRW00 ISC10 BORF CS02 gister	TOV0 PGERS SRW11 ISC01 EXTRF CS01	OCF0 SPMEN ISC2 ISC00 PORF CS00	103, 135, 155 221 30,44,85 30,43,84 43,51,207 100 102
0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x33 (0x53) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2D (0x4D) 0x2C (0x4C) 0x28 (0x4B) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x27 (0x47) 0x28 (0x48) 0x22 (0x42) 0x24 (0x44) 0x22 (0x42) 0x24 (0x44) 0x22 (0x42) 0x24 (0x44) 0x22 (0x42) 0x21 (0x41)	SPMCR EMCUCR MCUCR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCCR1B TCNT1H TCNT1L OCR1AH OCR1AH OCR1BH OCR1BL TCCR2 ASSR	SPMIE SM0 SRE JTD FOC0 TSM COM1A1	RWWSB SRL2 SRW10 - WGM00 XMBK COM1A0	- SRL1 SE SM2 COM01 Tit XMM2 COM1B1 - Tim Tim	RWWSRE SRL0 SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	BLBSET SRW01 ISC11 WDRF WGM01 Inter0 (8 Bits) tput Compare Reg XMM0	PGWRT SRW00 ISC10 BORF CS02 pister	PGERS SRW11 ISC01 EXTRF CS01	SPMEN ISC2 ISC00 PORF CS00	221 30,44,85 30,43,84 43,51,207 100 102
0x36 (0x56) 1 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 1 0x33 (0x53) 1 0x33 (0x53) 1 0x33 (0x53) 1 0x32 (0x52) 1 0x30 (0x50) 1 0x22 (0x4F) 1 0x20 (0x4F) 1 0x20 (0x4D) 1 0x22 (0x4C) 1 0x28 (0x4B) 1 0x28 (0x4B) 1 0x28 (0x48) 1 0x27 (0x47) 1 0x26 (0x44) 1 0x25 (0x42) 1 0x24 (0x44) 1 0x23 (0x43) 1 0x22 (0x42) 1 0x21 (0x41) 1	EMCUCR MCUCSR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR	SM0 SRE JTD FOC0 TSM COM1A1	SRL2 SRW10 - WGM00 XMBK COM1A0	SRL1 SE SM2 COM01 Tir XMM2 COM1B1 - Tim Tim	SRL0 SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	SRW01 ISC11 WDRF WGM01 inter0 (8 Bits) tput Compare Reg XMM0	SRW00 ISC10 BORF CS02 pister	SRW11 ISC01 EXTRF CS01	ISC2 ISC00 PORF CS00	30,44,85 30,43,84 43,51,207 100 102
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2D (0x4D) 0x2C (0x4C) 0x28 (0x4B) 0x25 (0x47) 0x26 (0x44) 0x25 (0x42) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	MCUCR MCUCSR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AH OCR1BH OCR1BL TCCR2 ASSR	SRE JTD FOC0 TSM COM1A1	SRW10 - WGM00 XMBK COM1A0	SE SM2 COM01 Tir XMM2 COM1B1 - Tim Tim	SM1 JTRF COM00 Timer/Counter0 Ou XMM1 COM1B0 WGM13	ISC11 WDRF WGM01 Inter0 (8 Bits) tput Compare Reg XMM0	ISC10 BORF CS02 gister	ISC01 EXTRF CS01	ISC00 PORF CS00	30,43,84 43,51,207 100 102
0x34 (0x54) 1 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x28 (0x4B) 0x28 (0x4B) 0x26 (0x46) 0x25 (0x45) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	MCUCSR TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1BH OCR1BL TCCR2 ASSR	JTD FOC0 TSM COM1A1	– WGM00 XMBK COM1A0	SM2 COM01 Tir XMM2 COM1B1 - Tim Tim	JTRF COM00 Timer/Cou mer/Counter0 Ou XMM1 COM1B0 WGM13	WDRF WGM01 Inter0 (8 Bits) tput Compare Reg XMM0	BORF CS02 gister	EXTRF CS01	PORF CS00	43,51,207 100 102
0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x28 (0x48) 0x26 (0x46) 0x25 (0x45) 0x26 (0x44) 0x25 (0x45) 0x26 (0x44) 0x25 (0x42) 0x22 (0x42) 0x21 (0x41)	TCCR0 TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AH OCR1BH OCR1BL TCCR2 ASSR	FOC0 TSM COM1A1	XMBK COM1A0	COM01 Tir XMM2 COM1B1 - Tim Tim	COM00 Timer/Cou mer/Counter0 Ou XMM1 COM1B0 WGM13	WGM01 Inter0 (8 Bits) tput Compare Reg XMM0	CS02 gister	CS01	CS00	100 102
0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x44) 0x25 (0x45) 0x26 (0x43) 0x22 (0x42) 0x21 (0x41)	TCNT0 OCR0 SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR	TSM COM1A1	XMBK COM1A0	Tir XMM2 COM1B1 – Tim Tim	Timer/Cou mer/Counter0 Ou XMM1 COM1B0 WGM13	nter0 (8 Bits) tput Compare Reg XMM0	gister			102
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x26 (0x44) 0x22 (0x42) 0x22 (0x42) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR	COM1A1	COM1A0	XMM2 COM1B1 - Time Time	XMM1 COM1B0 WGM13	XMM0		PCDO		102
0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR	COM1A1	COM1A0	COM1B1 - Time Time	COM1B0 WGM13		PUD	DCDJ		
0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x22 (0x42) 0x22 (0x42) 0x21 (0x41)	TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR			– Time Time	WGM13	FOC1A		F J D Z	PSR310	32,70,105,156
0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) ⁽²⁾	TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR	ICNC1	ICES1	Time			FOC1B	WGM11	WGM10	128
0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR			Tim		WGM12	CS12	CS11	CS10	131
0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	OCR1AH OCR1AL OCR1BH OCR1BL TCCR2 ASSR					unter Register Hig				133
0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	OCR1AL OCR1BH OCR1BL TCCR2 ASSR					unter Register Lo				133
0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	OCR1BH OCR1BL TCCR2 ASSR					Compare Register	* *			133
0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	OCR1BL TCCR2 ASSR					Compare Register				133
0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 ⁽²⁾ (0x40) ⁽²⁾	TCCR2 ASSR					Compare Register	<i>,</i> ,			133 133
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 ⁽²⁾ (0x40) ⁽²⁾	ASSR	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	149
0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 ⁽²⁾ (0x40) ⁽²⁾		-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	152
0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 ⁽²⁾ (0x40) ⁽²⁾	101111			Timer/0	Counter1 – Input	Capture Register				134
0x22 (0x42) 0x21 (0x41) 0x20 ⁽²⁾ (0x40) ⁽²⁾	ICR1L					Capture Register	* *			134
0x21 (0x41)	TCNT2				Timer/Cou	inter2 (8 Bits)				151
0x20 ⁽²⁾ (0x40) ⁽²⁾	OCR2			Tir	mer/Counter2 Ou	tput Compare Rec	gister			151
$0x20^{(2)}(0x40)^{(2)}$	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	53
	UBRR0H	URSEL0	-	-	-			R0[11:8]		190
	UCSR0C	URSEL0	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	189
0x1F (0x3F)	EEARH EEARL	-	-	-		– –	-	-	EEAR8	20
0x1E (0x3E) 0x1D (0x3D)	EEDR					s Register Low B Data Register	yte			20
0x1C (0x3C)	EECR	_	_	_	_	EERIE	EEMWE	EEWE	EERE	21
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	82
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	82
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	82
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	82
0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	82
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	82
0x15 (0x35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	82
0x14 (0x34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	82
0x13 (0x33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	83
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	83
0x11 (0x31) 0x10 (0x30)	DDRD PIND	DDD7 PIND7	DDD6 PIND6	DDD5 PIND5	DDD4 PIND4	DDD3 PIND3	DDD2 PIND2	DDD1 PIND1	DDD0 PIND0	83 83
0x10 (0x30) 0x0F (0x2F)	SPDR			FINDS		ta Register	F IND2		FINDU	164
0x0F (0x2F)	SPSR	SPIF	WCOL	_			_	-	SPI2X	164
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	162
0x0C (0x2C)	UDR0					Data Register				186
	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	186
0x0A (0x2A)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	187
0x09 (0x29)	UBRR0L			l	JSART0 Baud Ra	ate Register Low I	Byte			190
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	195
0x07 (0x27)	PORTE	-	-	-	-	-	PORTE2	PORTE1	PORTE0	83
0x06 (0x26)	DDRE	-	-	-	-	-	DDE2	DDE1	DDE0	83
0x05 (0x25)	PINE	-	-	-	-	-	PINE2	PINE1	PINE0	83
0x04 ⁽¹⁾ (0x24) ⁽¹⁾	OSCCAL OCDR	-	CAL6	CAL5	CAL4 On-chip De	CAL3 ebug Register	CAL2	CAL1	CAL0	39 202
0x03 (0x23)	UDR1					Data Register				186
0x03 (0x23) 0x02 (0x22)	00111	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	186





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x01 (0x21)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	187
0x00 (0x20)	UBRR1L		USART1 Baud Rate Register Low Byte				190			

Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.

2. Refer to the USART description for details on how to access UBRRH and UCSRC.

3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

ATmega162/V

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	S	•	•	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC DEC	Rd Rd	Increment	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$	Z,N,V	1
		Decrement		Z,N,V	
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR SER	Rd Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow 0xFF$	Z,N,V	1
		Set Register		None Z,C	
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
	Rd, Rr	Multiply Signed Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$		2
MULSU FMUL	Rd, Rr		$R1:R0 \leftarrow Rd x Rr$	Z,C Z,C	2
FMULS	Rd, Rr Rd, Rr	Fractional Multiply Unsigned Fractional Multiply Signed	$\begin{array}{l} \text{R1:R0} \leftarrow (\text{Rd x Rr}) << 1\\ \text{R1:R0} \leftarrow (\text{Rd x Rr}) << 1 \end{array}$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd x Rr) << 1$	Z,C	2
BRANCH INSTRUC		Tractional Multiply Signed with Onsigned		2,0	2
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP	K	Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL	ĸ	Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
DATA TRANSFER	INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD LD	Rd, X+ Rd, - X	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$\begin{aligned} Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \end{aligned}$	None None	2
LD	Rd, Y	Load Indirect	$A \leftarrow A - 1, hu \leftarrow (A)$ Rd \leftarrow (Y)	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow \operatorname{Rr}, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD ST	Y+q,Rr Z, Rr	Store Indirect with Displacement Store Indirect	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(\underline{k}) \leftarrow Rr$	None	2
LPM	,	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-TEST				L	
SBI	P,b	Set Bit in I/O Register	$I/O(P,b) \leftarrow 1$	None	2
CBI	P,b Rd	Clear Bit in I/O Register Logical Shift Left	$I/O(P,b) \leftarrow 0$ Rd(n+1) \leftarrow Rd(n), Rd(0) $\leftarrow 0$	None Z,C,N,V	2
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(0) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC	+	Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ	+	Set Zero Flag	$Z \leftarrow 1$	Z Z	1
CLZ	+	Clear Zero Flag	Z ← 0 I ← 1	<u>ک</u>	1
SEI CLI		Global Interrupt Enable Global Interrupt Disable	I ← 1 I ← 0		1
SES	-	Set Signed Test Flag	S ← 1	S	1
CLS	1	Clear Signed Test Flag	S ← 0	s	1
SEV		Set Twos Complement Overflow.	V ← 1	v	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
	-			Т	
SET		Set T in SREG	T ← 1		1
		Set T in SREG Clear T in SREG	$I \leftarrow 1$ $T \leftarrow 0$	Т	1

ATmega162/V

Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A





Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
		ATmega162V-8AI	44A	
		ATmega162V-8PI	40P6	
8 ⁽³⁾		ATmega162V-8MI	44M1	Industrial
8(*)	1.8 - 5.5V	ATmega162V-8AU ⁽²⁾	44A	(-40°C to 85°C)
		ATmega162V-8PU ⁽²⁾	40P6	
		ATmega162V-8MU ⁽²⁾	44M1	
	2.7 - 5.5V	ATmega162-16AI	44A	
		ATmega162-16PI	40P6	
16 ⁽⁴⁾		ATmega162-16MI	44M1	Industrial
10, 1		ATmega162-16AU ⁽²⁾	44A	(-40°C to 85°C)
		ATmega162-16PU ⁽²⁾	40P6	
		ATmega162-16MU ⁽²⁾	44M1	

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


3. See Figure 113 on page 266.

4. See Figure 114 on page 266.

	Package Type
44 A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (QFN/MLF)


Packaging Information

44A










44M1







The revision letter in this section refers to the revision of the ATmega162 device.

Errata

ATmega162, all rev.

There are no errata for this revision of ATmega162. However, a proposal for solving problems regarding the JTAG instruction IDCODE is presented below.

- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

1. IDCODE masks data from TDI input

The public but optional JTAG instruction IDCODE is not implemented correctly according to IEEE1149.1; a logic one is scanned into the shift register instead of the TDI input while shifting the Device ID Register. Hence, captured data from the preceding devices in the boundary scan chain are lost and replaced by all-ones, and data to succeeding devices are replaced by all-ones during Update-DR.

If ATmega162 is the only device in the scan chain, the problem is not visible.

Problem Fix / Workaround

Select the Device ID Register of the ATmega162 (Either by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller) to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Note that data to succeeding devices cannot be entered during this scan, but data to preceding devices can. Issue the BYPASS instruction to the ATmega162 to select its Bypass Register while reading the Device ID Registers of preceding devices of the boundary scan chain. Never read data from succeeding devices in the boundary scan chain or upload data to the succeeding devices while the Device ID Register is selected for the ATmega162. Note that the IDCODE instruction is the default instruction selected by the Test-Logic-Reset state of the TAP-controller.

Alternative Problem Fix / Workaround

If the Device IDs of all devices in the boundary scan chain must be captured simultaneously (for instance if blind interrogation is used), the boundary scan chain can be connected in such way that the ATmega162 is the first device in the chain. Update-DR will still not work for the succeeding devices in the boundary scan chain as long as IDCODE is present in the JTAG Instruction Register, but the Device ID registered cannot be uploaded in any case.

2. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

Datasheet Revision History	Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.
Changes from Rev.	1. Updated "Features" on page 1.
2513I-04/07 to Rev. 2513J-08/07	2. Added "Data Retention" on page 7.
	3. Updated "Errata" on page 18.
	4. Updated "Version" on page 205.
	5. Updated "C Code Example ⁽¹⁾ " on page 172.
	6. Updated Figure 18 on page 35.
	7. Updated "Clock Distribution" on page 35.
	8. Updated "SPI Serial Programming Algorithm" on page 246.
	9. Updated "Slave Mode" on page 162.
Changes from Rev. 2513H-04/06 to Rev. 2513I-04/07	1. Updated "Using all 64KB Locations of External Memory" on page 34.
	2. Updated "Bit 6 – ACBG: Analog Comparator Bandgap Select" on page 195.
	3. Updated V _{OH} conditions in "DC Characteristics" on page 264.
Changes from Rev.	1. Added "Resources" on page 7.
2513G-03/05 to Rev. 2513H-04/06	2. Updated "Calibrated Internal RC Oscillator" on page 38.
	3. Updated note for Table 19 on page 50.
	4. Updated "Serial Peripheral Interface – SPI" on page 157.
Changes from Rev. 2513F-09/03 to	1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
Rev. 2513G-03/05	2. Updated "Electrical Characteristics" on page 264
	3. Updated "Ordering Information" on page 14
Changes from Rev.	1. Removed "Preliminary" from the datasheet.
2513D-04/03 to Rev. 2513E-09/03	2. Added note on Figure 1 on page 2.
	3. Renamed and updated "On-chip Debug System" to "JTAG Interface and On-chip Debug System" on page 46.
	4 Undated Table 18 on page 48 and Table 19 on page 50

4. Updated Table 18 on page 48 and Table 19 on page 50.





- 5. Updated "Test Access Port TAP" on page 197 regarding JTAGEN.
- 6. Updated description for the JTD bit on page 207.
- 7. Added note on JTAGEN in Table 99 on page 233.
- 8. Updated Absolute Maximum Ratings* and DC Characteristics in "Electrical Characteristics" on page 264.
- 9. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 18.

Changes from Rev. 2513C-09/02 to Rev. 2513D-04/03

- **Rev.** 1. Updated the "Ordering Information" on page 14 and "Packaging Information" on page 15.
 - 2. Updated "Features" on page 1.
 - 3. Added characterization plots under "ATmega162 Typical Characteristics" on page 275.
 - 4. Added Chip Erase as a first step under "Programming the Flash" on page 260 and "Programming the EEPROM" on page 262.
 - 5. Changed CAL7, the highest bit in the OSCCAL Register, to a reserved bit on page 39 and in "Register Summary" on page 8.
 - 6. Changed CPCE to CLKPCE on page 41.
 - 7. Corrected code examples on page 55.
 - 8. Corrected OCn waveforms in Figure 52 on page 120.
 - 9. Various minor Timer1 corrections.
 - 10. Added note under "Filling the Temporary Buffer (Page Loading)" on page 224 about writing to the EEPROM during an SPM Page Load.
 - 11. Added section "EEPROM Write During Power-down Sleep Mode" on page 24.
 - 12. Added information about PWM symmetry for Timer0 on page 98 and Timer2 on page 147.
 - 13. Updated Table 18 on page 48, Table 20 on page 50, Table 36 on page 77, Table 83 on page 205, Table 109 on page 247, Table 112 on page 267, and Table 113 on page 268.
 - 14. Added Figures for "Absolute Maximum Frequency as a function of VCC, ATmega162" on page 266.
 - 15. Updated Figure 29 on page 64, Figure 32 on page 68, and Figure 88 on page 210.
 - 16. Removed Table 114, "External RC Oscillator, Typical Frequencies⁽¹⁾," on page 265.
 - 17. Updated "Electrical Characteristics" on page 264.

Changes from Rev. 2513B-09/02 to Rev. 2513C-09/02

Changes from Rev. 2513A-05/02 to Rev. 2513B-09/02 1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.

1. Added information for ATmega162U.

Information about ATmega162U included in "Features" on page 1, Table 19, "BODLEVEL Fuse Coding," on page 50, and "Ordering Information" on page 14.



Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.