#### **Features**

- High Performance, Low Power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 124 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 8 MIPS Throughput at 8 MHz
- High Endurance Non-volatile Memory Segments
  - 16K/32K Bytes of In-System Self-Programmable Flash (ATmega16HVB/32HVB)
  - 512/1K Bytes EEPROM
  - 1K/2K Bytes Internal SRAM
  - Write/Erase Cycles 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C<sup>(1)</sup>
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program
     True Read-While-Write Operation
  - Programming Lock for Software Security
- Battery Management Features
  - Two, three or Four Cells in Series
  - High-current Protection (Charge and Discharge)
  - Over-current Protection (Charge and Discharge)
  - Short-circuit Protection (Discharge)
  - High Voltage Outputs to Drive N-Channel Charge/Discharge FETs
  - High Voltage Output to drive P-Channel Precharge FET
  - Integrated Cell Balancing FETs
- Peripheral Features
  - Two configurable 8- or 16-bit Timers with Separate Prescaler, Optional Input Capture (IC), Compare Mode and CTC
  - SPI Serial Programmable Interface
  - 12-bit Voltage ADC, Six External and One Internal ADC Input
  - High Resolution Coulomb Counter ADC for Current Measurements
  - TWI Serial Interface for SM-Bus
  - Programmable Watchdog Timer
- Special Microcontroller Features
  - debugWIRE On-chip Debug System
  - In-System Programmable via SPI ports
  - Power-on Reset
  - On-chip Voltage Regulator with Short-circuit Monitoring Interface
  - External and Internal Interrupt Sources
  - Sleep Modes: Idle, ADC Noise Reduction, Power-save, and Power-off
- · Additional Secure Authentication Features available only under NDA
- Packages
  - 44-lead TSSOP
- Operating Voltage: 4 25V
- Maximum Withstand Voltage (High-voltage pins): 35V
- Temperature Range: -30°C to 85°C
- Speed Grade: 1-8 MHz



8-bit AVR®
Microcontroller
with 16K/32K
Bytes In-System
Programmable
Flash

ATmega16HVB ATmega32HVB

Advance Information

**Summary** 




8042AS-AVR-09/08



### 1. Pin Configurations

#### 1.1 TSSOP

Figure 1-1. TSSOP - pinout ATmega16HVB/32HVB



### 1.2 Pin Descriptions

1.2.1 VFET

High voltage supply pin. This pin is used as supply for the internal voltage regulator, described in "Voltage Regulator" on page 132.

1.2.2 VCC

Digital supply voltage. Normally connected to VREG.

1.2.3 **VREG** 

Output from the internal Voltage Regulator. Used for external decoupling to ensure stable regulator operation. For details, see "Voltage Regulator" on page 132.

#### 1.2.4 VREF

Internal Voltage Reference for external decoupling. For details, see "Voltage Reference and Temperature Sensor" on page 124.

#### 1.2.5 VREFGND

Ground for decoupling of Internal Voltage Reference. For details, see "Voltage Reference and Temperature Sensor" on page 124. Do not connect to GND or SGND on PCB.

#### 1.2.6 GND

Ground

#### 1.2.7 Port A (PA3..PA0)

Port A serves as a low-voltage 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port A" on page 76.

#### 1.2.8 Port B (PB7..PB0)

Port B is a low-voltage 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port B" on page 77.

#### 1.2.9 Port C (PC5)

Port C (PC5) is a high voltage Open Drain output port. Port C serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port C" on page 67.

#### 1.2.10 Port C (PC4..PC0)

Port C is a 5-bit high voltage Open Drain bi-directional I/O port. Port C serves the functions of various special features of the ATmega16HVB/32HVB as listed in "Alternate Functions of Port C" on page 67.

#### 1.2.11 OC/OD

High voltage output to drive Charge/Discharge. For details, see "FET Driver" on page 147.

#### 1.2.12 PI/NI

Filtered positive/negative input from external current sense resistor, used to by the Coulomb Counter ADC to measure charge/discharge currents flowing in the battery pack. For details, see "Coulomb Counter - Dedicated Fuel Gauging Sigma-delta ADC" on page 110.





#### 1.2.13 PPI/NNI

Unfiltered positive/negative input from external current sense resistor, used by the battery protection circuit, for over-current and short-circuit detection. For details, see "Battery Protection" on page 135.

#### 1.2.14 NV/PV1/PV2/PV3/PV4

NV, PV1, PV2, PV3, and PV4 are the inputs for battery cells 1, 2, 3 and 4, used by the Voltage ADC to measure each cell voltage. For details, see "Voltage ADC – 7-channel General Purpose 12-bit Sigma-Delta ADC" on page 118.

#### 1.2.15 PVT

Defines the source voltage level for the Charge FET driver. For details, see "FET Driver" on page 147.

#### 1.2.16 BATT

Input for detecting when a charger is connected. Defines the source voltage level for the Discharge FET driver. For details, see "FET Driver" on page 147.


#### 1.2.17 **RESET/dw**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 11 on page 38. Shorter pulses are not guaranteed to generate a reset. This pin is also used as debugWIRE communication pin.

#### 2. Overview

The ATmega16HVB/32HVB is a monitoring and protection circuit for 3 and 4-cell Li-ion applications with focus on high security/authentication, low cost and high utilization of the cell energy. The device contains secure authentication features as well as autonomous battery protection during charging and discharging. The External Protection Input can be used to implement other battery protection mechanisms using external components, e.g. protection against chargers with too high charge voltage can be easily implemented with a few low cost passive components. The feature set makes the ATmega16HVB/32HVB a key component in any system focusing on high security, battery protection, high system utilization and low cost.

Figure 2-1. Block Diagram



ATmega16HVB/32HVB provides the necessary redundancy on-chip to make sure that the battery is protected in critical failure modes. The chip is specifically designed to provide safety for the battery cells in case of pin shorting, loss of power (either caused by battery pack short or  $V_{CC}$ 





short), illegal charger connection or software runaway. This makes ATmega16HVB/32HVB the ideal 1-chip solution for applications with focus on high safety.

The ATmega16HVB/32HVB features an integrated voltage regulator that operates at a wide range of input voltages, 4 - 25 volts. This voltage is regulated to a constant supply voltage of nominally 3.3 volts for the integrated logic and analog functions. The regulator capabilities, combined with a extremely low power consumption in the power saving modes, greatly enhances the cell energy utilization compared to existing solutions.

The chip utilizes Atmel's patented Deep Under-voltage Recovery (DUVR) mode that supports pre-charging of deeply discharged battery cells without using a separate Pre-charge FET. Optionally, Pre-charge FETs are supported for integration into many existing battery charging schemes.

The battery protection monitors the charge and discharge current to detect illegal conditions and protect the battery from these when required. A 12-bit Voltage ADC allows software to monitor each cell voltage individually with high accuracy. The ADC also provides one internal input channel to measure on-chip temperature and two input channels intended for external thermistors. An 18-bit ADC optimized for Coulomb Counting accumulates charge and discharge currents and reports accumulated current with high resolution and accuracy. It can also be used to provide instantaneous current measurements with 13 bit resolution. Integrated Cell Balancing FETs allow cell balancing algorithms to be implemented in software.

The MCU provides the following features: 16K/32K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512/1K bytes EEPROM, 1K/2K bytes SRAM. 32 general purpose working registers, 12 general purpose I/O lines, 5 general purpose high voltage open drain I/O lines, one general purpose super high voltage open drain output, debugWIRE for On-chip debugging and SPI for In-system Programming, a SM-Bus compliant TWI module, two flexible Timer/Counters with Input Capture and compare modes.

Internal and external interrupts, a 12-bit Sigma Delta ADC for voltage and temperature measurements, a high resolution Sigma Delta ADC for Coulomb Counting and instantaneous current measurements, integrated cell balancing FETs, Additional Secure Authentication Features, an autonomous Battery Protection module, a programmable Watchdog Timer with internal Oscillator, and software selectable power saving modes.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The device is manufactured using Atmel's high voltage high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System, through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to down-load the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable-Flash and highly accurate analog front-end in a monolithic chip.

The Atmel ATmega16HVB/32HVB is a powerful microcontroller that provides a highly flexible and cost effective solution. It is part of the AVR Smart Battery family that provides secure

authentication, highly accurate monitoring and autonomous protection for Lithium-ion battery cells.

The ATmega16HVB/32HVB AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and Onchip Debugger.

#### 2.1 Comparison Between ATmega16HVB and ATmega32HVB

The ATmega16HVB and ATmega32HVB differ only in memory size for Flash, EEPROM and internal SRAM. Table 2-1 summarizes the different configuration for the two devices.

**Table 2-1.** Configuration summary

Device	Flash	EEPROM	SRAM
ATmega16HVB	16K	512	1K
ATmega32HVB	32K	1K	2K

#### 3. Disclaimer

All Min, Typ and Max values contained in this datasheet are preliminary estimates based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Final values will be available after the device is characterized.

#### 4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.n1

#### 5. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.





## 6. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	=	-	=	_			=	-	190
(0xFE)	BPPLR	_	_	_	_	_	-	BPPLE	BPPL	140
(0xFD)	BPCR	-	-	EPID	SCD	DOCD	COCD	DHCD	CHCD	141
(0xFC)	BPHCTR	-	-			HCF	PT[5:0]		•	142
(0xFB)	BPOCTR	-	OCPT[5:0]						142	
(0xFA)	BPSCTR	-	- SCPT[6:0]						142	
(0xF9)	BPCHCD		-		CHC	DL[7:0]				145
(0xF8)	BPDHCD				DHC	DL[7:0]				144
(0xF7)	BPCOCD					DL[7:0]				144
(0xF6)	BPDOCD					DL[7:0]				143
(0xF5)	BPSCD				SCI	DL[7:0]				143
(0xF4)	Reserved	-	-	-	-	-	_	_	-	
(0xF3)	BPIFR	-	-	-	SCIF	DOCIF	COCIF	DHCIF	CHCIF	146
(0xF2)	BPIMSK	-	-	-	SCIE	DOCIE	COCIE	DHCIE	CHCIE	145
(0xF1)	CBCR	-	_	_	-	CBE4	CBE3	CBE2	CBE1	153
(0xF0)	FCSR	-	_	_	-	DUVRD -	CPS -	DFE -	CFE -	150
(0xEF)	Reserved									
(0xEE) (0xED)	Reserved Reserved	_	_	_	_	-	-		-	
(0xEC)	Reserved	_	_	_	_	_	_		_	
(0xEC)	Reserved	_	_	_	_	_	_		_	
(0xEA)	CADRDC					RDC[7:0]			_	117
(0xE9)	CADRCC					RCC[7:0]				116
(0xE8)	CADCSRC	-	_	_		_	_	-	CADVSE	115
(0xE7)	CADCSRB	_	CADACIE	CADRCIE	CADICIE	_	CADACIF	CADRCIF	CADICIF	114
(0xE6)	CADCSRA	CADEN	CADPOL	CADUB	CADA	AS[1:0]	CADS	SI[1:0]	CADSE	113
(0xE5)	CADICH		I.	I.		IC[15:8]	•	-		115
(0xE4)	CADICL				CAD	IC[7:0]				115
(0xE3)	CADAC3				CADA	.C[31:24]				116
(0xE2)	CADAC2				CADA	C[23:16]				116
(0xE1)	CADAC1				CADA	AC[15:8]				116
(0xE0)	CADAC0				CAD	AC[7:0]				116
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	_	-	
(0xDD)	Reserved	-	-	-	-	-	_		-	
(0xDC)	Reserved	-	-	-	-	-	-	_	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	_	_	_	_	_	_	_	-	
(0xD9)	Reserved	-	-	_	_	-	-	-	-	
(0xD8) (0xD7)	Reserved Reserved	_	_	_	_	_	-	_	_	
(0xD7)	Reserved	_	_	_	_	-	_		_	
(0xD6) (0xD5)	Reserved				_	-	_		-	
(0xD3) (0xD4)	CHGDCSR	_	_	_	BATTPVL	CHGDISC1	CHGDISC1	CHGDIF	CHGDIE	131
(0xD4)	Reserved	_	_	_	- BATTI VE	-	-	-	-	.51
(0xD2)	BGCSR	_	_	BGD	BGSCDE	-	-	BGSCDIF	BGSCDIE	127
(0xD1)	BGCRR			·		CR[7:0]				126
(0xD0)	BGCCR	-	-				CC[5:0]			240
(0xCF)	Reserved	-	-	-	-	-	-	=	_	
(0xCE)	Reserved	-	-	-	_	-	-	-	_	
(0xCD)	Reserved	-	-	-	_	-	-	-	-	
(0xCC)	Reserved	=	-	-	-	-	-	=	-	
(0xCB)	Reserved	-	-	-	-	-	_	-	_	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	-	-	-	-	-	
(0xC8)	ROCR	ROCS	-	-	ROCD	-	-	ROCWIF	ROCWIE	134
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6)	Reserved	_	-	-	_	-	-	-	_	
(0xC5)	Reserved	-	-	-	-	-	-	-	_	
(0xC4)	Reserved	_	_	_	_	-	-	-	_	
(0xC3)	Reserved	_	_	_	_	-	-	-	_	
(0xC2)	Reserved	-	_	_	_	_	_	=	-	
(0xC1)	Reserved	_	-	_	-	-	-	-	-	
(0xC0)	Reserved	_	_	_	-	_	-	-	_	

# ■ ATmega16HVB/32HVB

	1							1	I	_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	_		-	-	-			-	
(0xBE)	TWBCSR	TWBCIF	TWBCIE	-		-	TWBDT1	TWBDT0	TWBCIP	185
(0xBD)	TWAMR TWCR	TMANT	TMEA	TMOTA	TWAM[6:0]	TWWC	TMEN		- T)///F	185
(0xBC) (0xBB)	TWDR	TWINT	TWEA	TWSTA	TWSTO	erface Data Regis	TWEN	_	TWIE	182 184
(0xBA)	TWAR				TWA[6:0]	mace Data Negis	itoi		TWGCE	184
(0xB9)	TWSR			TWS[7:3]	1447 ([0.0]		_	TWPS1	TWPS0	183
(0xB8)	TWBR				-wire Serial Interf	ace Bit Rate Regi				182
(0xB7)	Reserved	_		_	_	-	_	_	_	
(0xB6)	Reserved	-	_	_	-	-	-	-	_	
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	_	_	-	-	-	-	-	
(0xB3)	Reserved	-	_	_	-	-	-	-	-	
(0xB2)	Reserved	-	_	_	-	-	_	-	=	
(0xB1)	Reserved	-	_	-	-	-	_	-	_	
(0xB0)	Reserved Reserved	-	-	-	-	-	-	_	-	
(0xAF) (0xAE)	Reserved						_		_	
(0xAD)	Reserved	_	_	_	_	_	_	_	_	
(0xAC)	Reserved	_	_	_	_	_	_	_	_	
(0xAB)	Reserved	-	-	-	-	-	-	-	_	
(0xAA)	Reserved	_	_	_	-	-	_	-	-	
(0xA9)	Reserved	_	-	-	-	_	_	-	-	
(8Ax0)	Reserved	-	-	-	_	-	-	=	=	
(0xA7)	Reserved	_	-	-	-	-	-	-	_	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	_	_	_	-	-	_	-	_	
(0xA4)	Reserved	_	_	_	-	-	-	-	-	
(0xA3)	Reserved	_	-	_	-	_	_	_	-	
(0xA2) (0xA1)	Reserved Reserved	_	_	_	-	_	_	_	_	
(0xA1)	Reserved			_	_	_	_	_	_	
(0x9F)	Reserved	_	_	_	_	_	_	_	_	
(0x9E)	Reserved	_	_	_	_	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	_	-	-	=	=	
(0x9B)	Reserved	_	_	_	_	-	_	-	_	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	_	_	-	-	-	-	-	-	
(0x98)	Reserved	_	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	_	-	-	_	-	-	
(0x96)	Reserved Reserved	-	-	-	-	_	_	-	=	
(0x95) (0x94)	Reserved	_	-	_	_	_	_	_	-	
(0x93)	Reserved	_	_	_	_	_	_	_	_	
(0x92)	Reserved	_	_	_	_	_	_	_	_	
(0x91)	Reserved	-	-	-	-	-	-	_	_	
(0x90)	Reserved	-	-	-	-	-	=	_	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	_	_	
(0x8D)	Reserved	-	_	_	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	Reserved	-	-	-	-	-	-	-	_	
(0x8A)	Reserved	=	-		-/011	D D	-	-	-	07
(0x89)	OCR1B					put Compare Rec				97
(0x88) (0x87)	OCR1A Posonyod	_		I ime	r/Counter1 – Out –	put Compare Rec			-	97
(0x87) (0x86)	Reserved Reserved	_	-	_	-	_	_	_	_	
(0x85)	TCNT1H		_	_						97
(0x84)	TCNT1L					1 (8 Bit) Low Byte				97
(0x83)	Reserved	-	-	-	-	-	-	_	=	
(0x82)	Reserved	_	-	-	-	-	-	-	-	
(0x81)	TCCR1B	-	-	-	-	-	CS12	CS11	CS10	83
(0x80)	TCCR1A	TCW1	ICEN1	ICNC1	ICES1	ICS1	-	_	WGM10	96
(0x7F)	Reserved	-	-	-	-	-	=	-	-	
(0x7E)	DIDR0	=	=	=	-	-	-	PA1DID	PA0DID	123





	1	1		1	1	1	1	1		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	_	-	_	-	-	_	_	_	
(0x7C)	VADMUX	_	-	-	-		VADN	MUX[3:0]		121
(0x7B)	Reserved	-	-	-	-	-	-	-	-	
(0x7A)	VADCSR	-	-	-	-	VADEN	VADSC	VADCCIF	VADCCIE	121
(0x79)	VADCH	_	_	_	_		VADC Data R	egister High byte		122
(0x78)	VADCL			1	VADC Data R	egister Low byte	1	1		122
(0x77)	Reserved	_	_	-	-	-	_	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	_	_	_	_	-	_	-	_	
(0x74)	Reserved Reserved	-	-	_	_	_	-	-	_	
(0x73) (0x72)		_		_	_	_	_	_	_	
(0x72) (0x71)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0x71) (0x70)	Reserved	_				_	_	_	_	
(0x6F)	TIMSK1	_	_	_	_	ICIE1	OCIE1B	OCIE1A	TOIE1	98
(0x6E)	TIMSK0	_	_	_	_	ICIE0	OCIE0B	OCIE0A	TOIE0	98
(0x6D)	Reserved	_	_	_	_	-	-	-	-	
(0x6C)	PCMSK1				PCIN	IT[15:8]				62
(0x6B)	PCMSK0	_	_	_	_		PCII	NT[3:0]		63
(0x6A)	Reserved	_	-	_	_	-	-	-	-	
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	60
(0x68)	PCICR	-	-	_	_	-	-	PCIE1	PCIE0	62
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	FOSCCAL				Fast Oscillator C	alibration Registe	er	•		34
(0x65)	Reserved	_	-	-	-	-	_	-	-	
(0x64)	PRR0	_	PRTWI	PRVRM	-	PRSPI	PRTIM1	PRTIM0	PRVADC	42
(0x63)	Reserved	-	-	-	-	=	=	-	=	
(0x62)	Reserved	_	-	_	_	-	_	-	_	
(0x61)	CLKPR	CLKPCE	-	-	-	-	-	CLKPS1	CLKPS0	34
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	51
0x3F (0x5F)	SREG	1	Т	Н	S	V	N	Z	С	12
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	15
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	15
0x3C (0x5C)	Reserved	_	_	-	-	-	-	-	-	
0x3B (0x5B)	Reserved	_	-	-	-	-	_	-	-	
0x3A (0x5A)	Reserved	_	_	-	_	-	-	-	-	
								_	_	
0x39 (0x59)	Reserved	-	-	-		_				
0x38 (0x58)	Reserved	-	-	- -	-	- -	- PCWPT	- DOEDC	- CDMEN	204
0x38 (0x58) 0x37 (0x57)	Reserved SPMCSR	-	-	SIGRD	- CTPB	RFLB	PGWRT	PGERS	SPMEN	204
0x38 (0x58) 0x37 (0x57) 0x36 (0x56)	Reserved SPMCSR Reserved	-	-	SIGRD -	– СТРВ –	RFLB -	PGWRT -	PGERS -	SPMEN -	
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55)	Reserved SPMCSR Reserved MCUCR	-	-	SIGRD - CKOE	CTPB - PUD	RFLB - -	PGWRT - -	PGERS  - IVSEL	SPMEN  - IVCE	80/34
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54)	Reserved SPMCSR Reserved MCUCR MCUSR	- - -	- - - -	SIGRD  - CKOE -	– СТРВ –	RFLB -	PGWRT  -  BODRF	PGERS -	SPMEN  - IVCE PORF	80/34 51
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR	- - - -	- -	SIGRD - CKOE	CTPB - PUD	RFLB - -	PGWRT - -	PGERS  - IVSEL	SPMEN  - IVCE	80/34
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54)	Reserved SPMCSR Reserved MCUCR MCUSR	- - - -	- - - -	SIGRD  - CKOE  -	CTPB  - PUD OCDRF	RFLB - -	PGWRT  -  BODRF  SM[2:0]	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE	80/34 51
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR	- - - -	- - - -	SIGRD  - CKOE  -	CTPB  - PUD OCDRF	RFLB  WDRF	PGWRT  -  BODRF  SM[2:0]	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE	80/34 51 41
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved	- - - - -	- - - - -	SIGRD  - CKOE	CTPB  PUD  OCDRF  debugWIRE	RFLB  - WDRF  - Data Register	PGWRT  - BODRF SM[2:0] -	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE -	80/34 51 41
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved	- - - - -	- - - - -	SIGRD  - CKOE	- CTPB - PUD OCDRF - debugWiRE	RFLB  - WDRF  - Data Register	PGWRT  - BODRF SM[2:0] -	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE	80/34 51 41
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved Reserved Reserved	- - - - -	- - - - -	SIGRD  - CKOE	- CTPB - PUD OCDRF - debugWiRE	RFLB  - WDRF  - Data Register  -	PGWRT  - BODRF SM[2:0] -	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE	80/34 51 41 188
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4F)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved Reserved SPDR	- - - - -	- - - - - -	SIGRD - CKOE	- CTPB - PUD OCDRF - debugWiRE - SPI Dat	RFLB  - WDRF  - Data Register  -	PGWRT  - BODRF SM[2:0] -	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE	80/34 51 41 188
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved Reserved SPDR SPSR	- - - - - - - - SPIF	- - - - - - - WCOL	SIGRD - CKOE	- CTPB - PUD OCDRF debugWIRE - SPI Dat - MSTR	RFLB  - WDRF  - Data Register  - a Register  -	PGWRT  - BODRF SM[2:0]	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE SPI2X	80/34 51 41 188
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2C (0x4C)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved Reserved SPDR SPSR SPCR	- - - - - - - - SPIF	- - - - - - - WCOL	SIGRD - CKOE	- CTPB - PUD OCDRF debugWIRE - SPI Dat - MSTR General Purpo	RFLB  - WDRF  - Data Register  - a Register  - CPOL	PGWRT  - BODRF SM[2:0]	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE SPI2X	80/34 51 41 188 109 108 107
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2	- - - - - - - - SPIF	- - - - - - - WCOL	SIGRD  - CKOE  DORD	CTPB  - PUD OCDRF - debugWIRE - SPI Dat - MSTR General Purpo General Purpo er/Counter0 Outs	RFLB  - WDRF  Data Register  - a Register  - CPOL se I/O Register 1 but Compare Reg	PGWRT  - BODRF SM[2:0] CPHA	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE SPI2X	80/34 51 41 188 109 108 107 26 26 97
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B	- - - - - - - - SPIF	- - - - - - - WCOL	SIGRD  - CKOE  DORD	- CTPB - PUD OCDRF - debugWIRE - SPI Dat - MSTR General Purpo General Purpo er/Counter0 Out;	RFLB  - WDRF  Data Register  - a Register  - CPOL se I/O Register 1 but Compare Regiout Compare Regional Policy Compare Region	PGWRT  - BODRF SM[2:0] CPHA	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE SPI2X	80/34 51 41 188 109 108 107 26 26 97 97
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x28 (0x4A)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H	- - - - - - - - SPIF	- - - - - - - WCOL	SIGRD  - CKOE  DORD	CTPB  PUD  OCDRF  debugWIRE  SPI Dat  MSTR  General Purpo General Purpo er/Counter0 Outg	RFLB  - WDRF  - Data Register  - a Register  - CPOL se I/O Register 1 but Compare Reg out Compare Reg	PGWRT  - BODRF SM[2:0] CPHA  ister B ister A	PGERS  - IVSEL EXTRF	SPMEN  - IVCE PORF SE SPI2X	80/34 51 41 188 109 108 107 26 26 97 97
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x28 (0x4A) 0x29 (0x4A) 0x28 (0x4A) 0x29 (0x4A)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L	SPIF SPIE	- - - - - - - WCOL SPE	SIGRD  - CKOE  DORD	CTPB  PUD  OCDRF  debugWIRE  SPI Dat  MSTR  General Purpo General Purpo er/Counter0 Outp	RFLB  - WDRF  Data Register  - a Register  - CPOL se I/O Register 1 but Compare Regiout Compare Regiout Compare Regiout Compare Region (8 Bit) High Byte (9 Bit) Low Byte	PGWRT  - BODRF SM[2:0]  CPHA  ister B ister A	PGERS  - IVSEL EXTRF  SPR1	SPMEN  - IVCE PORF SE SPI2X SPR0	80/34 51 41 188 109 108 107 26 26 97 97 97
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x28 (0x4B) 0x27 (0x47) 0x28 (0x47) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x27 (0x47)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCROB OCROA TCNTOH TCNTOL TCCROB		- - - - - - WCOL SPE	SIGRD  - CKOE  DORD  Tim	CTPB  PUD  OCDRF  debugWIRE  SPI Dat  SPI Dat  MSTR  General Purpo General Purpo er/Counter0 Outp	RFLB  - WDRF  - Data Register  - a Register  - CPOL se I/O Register 1 but Compare Regiout Compare Regiout Compare Region (O) (B Bit) High Byte (O) (B Bit) Low Byte	PGWRT  - BODRF SM[2:0]  CPHA  ister B ister A  CS02	PGERS  - IVSEL EXTRF  SPR1  CS01	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00	80/34 51 41 188 109 108 107 26 26 97 97 97 97 83
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x2A (0x4A) 0x29 (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x2A (0x4A)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCROB OCROA TCNTOH TCNTOL TCCROB			SIGRD  - CKOE  DORD  Tim  Tim	- CTPB - PUD OCDRF - debugWIRE - SPI Dat - MSTR General Purpo General Purpo er/Counter0 Outp timer/Counter0 Outp Timer/Counter0 - ICES0	RFLB  - WDRF  - Data Register  - a Register  - CPOL se I/O Register 1 but Compare Reg but Compare Reg 0 (8 Bit) High Byte 0 (8 Bit) Low Byte  - ICS0	PGWRT  - BODRF SM[2:0]  CPHA  ister B ister A  CS02  -	PGERS  - IVSEL EXTRF  SPR1  CS01	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00	80/34 51 41 188 109 108 107 26 26 97 97 97
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x26 (0x4F) 0x2E (0x4F) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x27 (0x47) 0x26 (0x48) 0x27 (0x47) 0x26 (0x48) 0x27 (0x47) 0x26 (0x48) 0x27 (0x47) 0x26 (0x48) 0x27 (0x47)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR			SIGRD  - CKOE  DORD  Tim  Tim	- CTPB - PUD OCDRF - debugWIRE - SPI Dat - SPI Dat - MSTR General Purpo General Purpo er/Counter0 Outp ter/Counter0 Outp Timer/Counter1 - ICES0 - ICES0	RFLB  - WDRF  - Data Register  - a Register  - CPOL se I/O Register 1 but Compare Reg but Compare Reg 0 (8 Bit) High Byte 0 (8 Bit) Low Byte  - ICS0 -	PGWRT  - BODRF SM[2:0]  CPHA  ister B ister A  CS02	PGERS  - IVSEL EXTRF  SPR1  CS01	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00 PSRSYNC	80/34 51 41 188 109 108 107 26 26 97 97 97 97 97
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x27 (0x47) 0x26 (0x46) 0x25 (0x48) 0x27 (0x47) 0x26 (0x44) 0x23 (0x43) 0x22 (0x42)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR EEARH			SIGRD  - CKOE  DORD  Tim  Tim  - ICNC0	- CTPB - PUD OCDRF - debugWIRE - SPI Dat - MSTR General Purpo General Purpo er/Counter0 Outp timer/Counter0 Timer/Counter0 - ICES0	RFLB  - WDRF  Data Register  - a Register  - CPOL see I/O Register 1 but Compare Reg but Compare Reg but Compare Reg 0 (8 Bit) High Byte 0 (8 Bit) Low Byte  - ICS0	PGWRT  - BODRF SM[2:0] CPHA  ister B ister A - CS02	PGERS  - IVSEL EXTRF  SPR1  CS01	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00	80/34 51 41 188 109 108 107 26 26 97 97 97 97 97 97 28 29 20 20 20 20 20 20 20 20 20 20
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR EEARH EEARL			SIGRD  - CKOE  DORD  Tim  Tim  - ICNC0	- CTPB - PUD OCDRF debugWIRE SPI Dat - MSTR General Purpo General Purpo Ger/Counter0 Outper/Counter0 O	RFLB  - WDRF  WDRF  Data Register  - a Register  - CPOL se I/O Register 2 se I/O Register 1 but Compare Reg to (8 Bit) High Byte 0 (8 Bit) Low Byte  ICS0  - ICS0  - s Register Low B	PGWRT  - BODRF SM[2:0] CPHA  ister B ister A - CS02	PGERS  - IVSEL EXTRF  SPR1  CS01	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00 PSRSYNC	80/34 51 41 188 109 108 107 26 26 97 97 97 97 27 28 29 22 22
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x22 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCROB OCROA TCNTOH TCCROB TCCROB GTCCR EEARH EEARL EEDR			SIGRD — CKOE — — — — — — — — — — — — — — — — — — —	- CTPB - PUD OCDRF debugWiRE SPI Dat - MSTR General Purpo General Purpo Ger/Counter0 Outp er/Counter0 Outp to Imer/Counter1 - ICES0 EEPROM Addres EEPROM I	RFLB  - WDRF  WDRF  Data Register  - a Register  - cPOL se I/O Register 2 se I/O Register 1 but Compare Reg to (8 Bit) High Byte 0 (8 Bit) Low Byte  ICS0  - ICS0  - s Register Low Byte Data Register	PGWRT  - BODRF SM[2:0] CPHA  ister B ister A - CS02 yte	PGERS  - IVSEL EXTRF  SPR1  CS01 EEPROM	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00 PSRSYNC M High byte	80/34 51 41 188 109 108 107 26 26 97 97 97 97 27 28 29 22 22
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x24 (0x44) 0x23 (0x43) 0x24 (0x44) 0x23 (0x43) 0x25 (0x47)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR EEARH EEARL EEDR			SIGRD  - CKOE  DORD  Tim  Tim  - ICNC0	- CTPB - PUD OCDRF - debugWIRE - SPI Dat - SPI Dat - MSTR General Purpo General Purpo Ger/Counter0 Outp Timer/Counterf - ICES0	RFLB  - WDRF  Data Register  - a Register  - CPOL se I/O Register 2 se I/O Register 1 out Compare Reg out Comp	PGWRT  - BODRF SM[2:0]  CPHA  ister B ister A CS02	PGERS  - IVSEL EXTRF  SPR1  CS01	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00 PSRSYNC	80/34 51 41 188 109 108 107 26 26 97 97 97 97 97 27 28 29 22 22 22 23
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x26 (0x4B) 0x27 (0x47) 0x26 (0x46) 0x25 (0x46) 0x27 (0x47) 0x26 (0x46) 0x21 (0x41) 0x21 (0x41) 0x22 (0x42) 0x21 (0x41)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0B GTCCR EEARH EEARL EEDR EECR GPIOR0	TCW0 TSM		SIGRD	- CTPB - PUD OCDRF - debugWIRE - SPI Dat - SPI Dat - MSTR General Purpo General Purpo Ger/Counter0 Outp Timer/Counterf - ICES0	RFLB  - WDRF  - Data Register  - a Register  - CPOL se I/O Register 1 but Compare Reg but Comp	PGWRT  - BODRF SM[2:0]  CPHA  ister B ister A c CS02	PGERS  - IVSEL EXTRF  SPR1  CS01 - EEPROM	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00 PSRSYNC M High byte  EERE	80/34 51 41 188 109 108 107 26 26 97 97 97 97 97 22 22 22 22 23 26
0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x24 (0x44) 0x23 (0x43) 0x24 (0x44) 0x23 (0x43) 0x25 (0x47)	Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved DWDR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 OCR0B OCR0A TCNT0H TCNT0L TCCR0B TCCR0A GTCCR EEARH EEARL EEDR			SIGRD — CKOE — — — — — — — — — — — — — — — — — — —	- CTPB - PUD OCDRF - debugWIRE - SPI Dat - SPI Dat - MSTR General Purpo General Purpo Ger/Counter0 Outp Timer/Counterf - ICES0	RFLB  - WDRF  Data Register  - a Register  - CPOL se I/O Register 2 se I/O Register 1 out Compare Reg out Comp	PGWRT  - BODRF SM[2:0]  CPHA  ister B ister A CS02	PGERS  - IVSEL EXTRF  SPR1  CS01 EEPROM	SPMEN  - IVCE PORF SE SPI2X SPR0  CS00 WGM00 PSRSYNC M High byte	80/34 51 41 188 109 108 107 26 26 97 97 97 97 97 27 28 29 22 22 22 23

### ATmega16HVB/32HVB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-		-	-	PCIF1	PCIF0	62
0x1A (0x3A)	Reserved	=	-	-	-	=	=	=	=	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	OSICSR	-	-	-	OSISEL0	_	-	OSIST	OSIEN	35
0x16 (0x36)	TIFR1	-	-	-	_	ICF1	OCF1B	OCF1A	TOV1	98
0x15 (0x35)	TIFR0	-	-	-	-	ICF0	OCF0B	OCF0A	TOV0	98
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	=	-	-	-	=	=	=	=	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	=	-	-	-	=	=	=	=	
0x0D (0x2D)	Reserved	-	-	-	=	=	=	=	=	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	Reserved	-	-	-	-	-	-	-	-	
0x0A (0x2A)	Reserved	-	-	-	-	-	-	-	-	
0x09 (0x29)	Reserved	-	-	-	-	-	-	-	-	
0x08 (0x28)	PORTC	=	-	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	68
0x07 (0x27)	Reserved	-	-	-	-	-	-	-	-	
0x06 (0x26)	PINC	-	-	-	PINC4	PINC3	PINC2	PINC1	PINC0	68
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	80
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	80
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	80
0x02 (0x22)	PORTA	_	-	-	-	PORTA3	PORTA2	PORTA1	PORTA0	80
0x01 (0x21)	DDRA	-	-	-	_	DDA3	DDA2	DDA1	DDA0	80
0x00 (0x20)	PINA	-	-	-	_	PINA3	PINA2	PINA1	PINA0	80

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega16HVB/32HVB is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





## 7. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	LOGIC INSTRUCTIONS	S			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI EOR	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
	Rd, Rr Rd	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V Z,C,N,V	1
COM NEG	Rd	One's Complement Two's Complement	$Rd \leftarrow 0xFF - Rd$ $Rd \leftarrow 0x00 - Rd$	Z,C,N,V Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow 0 \times 00 - Ru$ $Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ		Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS BRCC	k k	Branch if Carry Set  Branch if Carry Cleared	if (C = 1) then PC $\leftarrow$ PC + k + 1 if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2 1/2
BRSH	k	Branch if Carry Cleared  Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1 if (C = 0) then PC $\leftarrow$ PC + k + 1	None None	1/2
BRLO	k	Branch if Lower	if (C = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2

## 7. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				_
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None CDEC(e)	1
BSET	s s	Flag Set Flag Clear	$\begin{array}{c} SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \end{array}$	SREG(s) SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	rta, b	Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z←1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	I ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH	NOTELIATIONS	Clear Half Carry Flag in SREG	H ← 0	Н	1
MOV		Mayo Debugan Degisters	D4 . D-	None	1
MOVW	Rd, Rr Rd, Rr	Move Between Registers  Copy Register Word	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$	None None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Pro Pos	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect with Displacement	$Y \leftarrow Y - 1$ , $(Y) \leftarrow Rr$	None	2 2
STD	Y+q,Rr Z, Rr	Store Indirect with Displacement Store Indirect	$(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$	None None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow RI$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z+, Rr	Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$(Z) \leftarrow R1, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	.0, 101	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
LPM			\ \-/, - \ -/!		
SPM	110, 21	Store Program Memory	(Z) ← R1:R0	None	-





## 7. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks			
OUT	P, Rr	Out Port	P ← Rr	None	1			
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2			
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2			
MCU CONTROL INS	MCU CONTROL INSTRUCTIONS							
NOP		No Operation		None	1			
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1			
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1			
BREAK		Break	For On-chip Debug Only	None	N/A			

## 8. Ordering Information –TBD

## 8.1 ATmega16HVB

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
1 - 8 MHz	4 - 25V	ATmega16HVB - TBD	44X1	-30°C to 85°C

	Package Type
44X1	44-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)






### 8.2 ATmega32HVB

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
1 - 8 MHz	4 - 25V	ATmega32HVB - TBD	44X1	-30°C to 85°C


	Package Type
44X1	44-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)


### **Packaging Information**

#### 44X1 9.1









#### **COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
b	0.17	_	0.27	
С	0.09	_	0.20	
D	10.90	11.00	11.10	
E1	4.30	4.40	4.50	
Е	6.20	6.40	6.60	
е	0.50 TYP			
L	0.50	0.60	0.70	
Ø	0°	_	8°	

Note: These drawings are for general information only. Refer to JEDEC Drawing MO-153BE.

5/16/07



2325 Orchard Parkway San Jose, CA 95131

TITLE 44X1, 44-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. 44X1

REV. Α





### 10. Errata

## 10.1 ATmega16HVB

10.1.1 Rev. A

No known errata.

### 10.2 ATmega32HVB

10.2.1 Rev. A

No known errata.

## 11. Revision history

### 11.1 Rev.A - 09/08

1. Initial revision

