Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 4/8/16K Bytes of In-System Self-programmable Flash program memory
 - 256/512/512 Bytes EEPROM
 - 512/1K/1K Bytes Internal SRAM
 - Write/Erase cyles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program

True Read-While-Write Operation

- Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel 10-bit ADC in TQFP and QFN/MLF package
 - 6-channel 10-bit ADC in PDIP Package
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Byte-oriented 2-wire Serial Interface (Philips I²C compatible)
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - DebugWIRE On-Chip Debug System
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
 - 1.8 5.5V for ATmega48V/88V/168V
 - 2.7 5.5V for ATmega48/88/168
- Temperature Range:
 - -40°C to 85°C
- Speed Grade:
 - ATmega48V/88V/168V: 0 4 MHz @ 1.8 5.5V, 0 10 MHz @ 2.7 5.5V
 - ATmega48/88/168: 0 10 MHz @ 2.7 5.5V, 0 20 MHz @ 4.5 5.5V
- Low Power Consumption
 - Active Mode:

250 µA at 1 MHz, 1.8V

15 µA at 32 kHz, 1.8V (including Oscillator)

- Power-down Mode:

0.1µA at 1.8V

Note: 1. See "Data Retention" on page 7 for details.




8-bit **AVR**® Microcontroller with 8K Bytes In-System Programmable Flash

ATmega48/V ATmega88/V ATmega168/V

Summary

Note: Not recommended for new


designs





1. Pin Configurations

Figure 1-1. Pinout ATmega48/88/1682545PS





1.1 Pin Descriptions

1.1.1 VCC

Digital supply voltage.

1.1.2 GND

Ground.

1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 77 and "System Clock and Clock Options" on page 26.

1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

1.1.5 **PC6/RESET**

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 26-3 on page 306. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 80.

1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up



resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 83.

1.1.7 AV_{CC}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC3:0, and ADC7:6. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.

1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.




2. Overview

The ATmega48/88/168 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48/88/168 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting



architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48/88/168 provides the following features: 4K/8K/16K bytes of In-System Program-mable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48/88/168 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48/88/168 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Comparison Between ATmega48, ATmega88, and ATmega168

The ATmega48, ATmega88 and ATmega168 differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Table 2-1.Memory Size Summary

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector

ATmega88 and ATmega168 support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.



3. About

3.1 Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

3.2 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

3.3 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	_	_	_	_	_	_	
(0xFE)	Reserved	_	_	_	_	_	_	_	_	
(0xFD)	Reserved	_	_	_	_	_	_	_	_	
(0xFC)	Reserved	_	_	_	_	_	_	_	_	
(0xFB)	Reserved	_	_	_	_	_	_	-	-	
(0xFA)	Reserved	-	-	_	-	-	-	-	-	
(0xF9)	Reserved	-	-	_	_	_	_	_	_	
(0xF8)	Reserved	-	-	_	_	_	_	-	_	
(0xF7)	Reserved	_	_	_	_	_	-	-	_	
(0xF6)	Reserved	-	-	-	-	-	-	-	-	
(0xF5)	Reserved	-	-	-	-	-	-	-	-	
(0xF4)	Reserved	-	_	-	-	-	-	_	-	
(0xF3)	Reserved	_	_	-	-	_	-	_	-	
(0xF2)	Reserved	-	-	-	-	_	-	_	_	
(0xF1)	Reserved	-	-	-	-	-	_	_	-	
(0xF0)	Reserved	-	-	-	_	_	-	_	_	
(0xEF)	Reserved	-	-	_	_	_	-	_	_	
(0xEE)	Reserved Reserved	-	-	-	_	_	_	-	_	
(0xED) (0xEC)	Reserved	_	-	_	_	_	_	_	_	
(0xEC)	Reserved	_		_						
(0xEA)	Reserved	_	_	_		_	_	_		
(0xE9)	Reserved	_	_	_	_	_	_	_	_	
(0xE8)	Reserved	_	_	_	_	_	_	_	_	
(0xE7)	Reserved	_	_	_	_	_	_	_	_	
(0xE6)	Reserved	-	_	_	_	_	_	_	_	
(0xE5)	Reserved	-	_	-	-	_	-	_	_	
(0xE4)	Reserved	-	_	-	_	_	-	_	_	
(0xE3)	Reserved	_	_	_	_	_	-	_	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	_	_	_	_	-	_	
(0xE0)	Reserved	_	-	_	_	_	_	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	-	-	-	-	_	
(0xDB)	Reserved	-	-	_	_	_	_	_	_	
(0xDA)	Reserved	-	-	-	-	-	-	_	-	
(0xD9)	Reserved	-	-	-	_	_	_	_	_	
(0xD8) (0xD7)	Reserved Reserved	_	_	_	_	_	_	_	-	
(0xD7) (0xD6)	Reserved	_		_						
(0xD5)	Reserved	_	_	_			_	_		
(0xD4)	Reserved	_	_	_	_	_	_	_	_	
(0xD3)	Reserved	_	_	_	_	_	_	_	_	
(0xD2)	Reserved	_	_	_	_	_	_	_	_	
(0xD1)	Reserved	-	_	_	_	-	_	_	-	
(0xD0)	Reserved	-	-	-	-	-	-	-	-	
(0xCF)	Reserved	-	-	_	_	-	_	_	-	
(0xCE)	Reserved	-	-	_	_	-	_	_	-	
(0xCD)	Reserved	-	-	-	=	-	-	-	-	
(0xCC)	Reserved	-	_	_	-	-	-	-	-	
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	Reserved	-	-	-	-	-	-	_	-	
(0xC9)	Reserved	-	-	_	_	_	_	_	-	
(0xC8)	Reserved	-	-	-	-	-	-	-	-	
(0xC7)	Reserved	-	-	_	-		_	_	-	
(0xC6)	UDR0				USART I/O	Data Register				189
(0xC5)	UBRR0H				HOART			Rate Register High	1	193
(0xC4)	UBRR0L					ate Register Low				193
(0xC3)	Reserved	- LIMOTI 04	- LIMCEL 00	- LIDMO4		-	-	_	- LICDOL 0	404/000
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01 /UDORD0	UCSZ00 / UCPHA0	UCPOL0	191/206
(0xC1)	UCSR0B UCSR0A	RXCIE0 RXC0	TXCIE0	UDRIE0 UDRE0	RXEN0	TXEN0	UCSZ02 UPE0	RXB80 U2X0	TXB80 MPCM0	190
(0xC0)	UCSKUA	KACU	TXC0	UDKEU	FE0	DOR0	UPEU	UZXU	IVIPUIVIU	189



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBF)	Reserved	_					_		_	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	_	238
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	=	TWIE	235
(0xBB)	TWDR				2-wire Serial Inter	face Data Regist	er			237
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	238
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	237
(0xB8)	TWBR		1	1	2-wire Serial Interfa	ce Bit Rate Regis	ster	1		235
(0xB7)	Reserved	-		-	-	-	-	-	-	
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	158
(0xB5)	Reserved	=	=			Danie		=	-	457
(0xB4) (0xB3)	OCR2B OCR2A				mer/Counter2 Outpu mer/Counter2 Outp					157 156
(0xB2)	TCNT2				•	nter2 (8-bit)	SIEI A			156
(0xB1)	TCCR2B	FOC2A	FOC2B	_	-	WGM22	CS22	CS21	CS20	155
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	152
(0xAF)	Reserved	_	-	_	-	_	-	-	-	
(0xAE)	Reserved	-	-	_	_	-	-	-	-	·
(0xAD)	Reserved	-	-		-	-	-	1	-	
(0xAC)	Reserved	-	-	_	_	-	-	-	-	
(0xAB)	Reserved	-	-	-	_	-	-	-	-	
(0xAA)	Reserved	-	-	_	_	-	-	=	-	
(0xA9)	Reserved	-	-	_	_	_	_	_	_	
(0xA8) (0xA7)	Reserved Reserved	_	_	_	_	_	_	-	-	
(0xA7)	Reserved	_		_			_		_	
(0xA5)	Reserved	_	_	_	_	_	_		_	
(0xA4)	Reserved	_	_	_	_	_	_	_	_	
(0xA3)	Reserved	_	-	_	_	-	-	-	_	
(0xA2)	Reserved	_	_	_	_	_	_	-	_	
(0xA1)	Reserved	-	-	-	-	-	-	-	_	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	_	-	
(0x9E)	Reserved	_	_	_	_	_	_	_	_	
(0x9D)	Reserved	_	_	_	-	_	-	_	_	
(0x9C) (0x9B)	Reserved Reserved	_	_	_		_	_	-	-	
(0x9A)	Reserved	_		_	_		_		_	
(0x9A)	Reserved	_	_	_	_	_	_		_	
(0x98)	Reserved	_	-	_	_	-	-	-	_	
(0x97)	Reserved	-	-	=	-	-	-	=	-	
(0x96)	Reserved	_	_	_	_	_	-	_	-	
(0x95)	Reserved	_	_	_	_	_	-	-	_	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	=	_	=	-	=	-	
(0x91)	Reserved	_	_	_	_	_	_	_	_	
(0x90)	Reserved Reserved	-	-	_	_	-	-	-	-	
(0x8F) (0x8E)	Reserved	_	_	_	_	_	_		_	
(0x8D)	Reserved	_	_	_	_	_	_		_	
(0x8C)	Reserved	_	_	_	_	_	_	_	_	
(0x8B)	OCR1BH				ounter1 - Output Co	mpare Register E	B High Byte			133
(0x8A)	OCR1BL		Timer/Counter1 - Output Compare Register B High Byte Timer/Counter1 - Output Compare Register B Low Byte					133		
(0x89)	OCR1AH			Timer/Co	ounter1 - Output Co	mpare Register A	A High Byte			133
(0x88)	OCR1AL				ounter1 - Output Co					133
(0x87)	ICR1H	Timer/Counter1 - Input Capture Register High Byte					134			
(0x86)	ICR1L	Timer/Counter1 - Input Capture Register Low Byte					134			
(0x85)	TCNT1H				ner/Counter1 - Cour		•			133
(0x84)	TCNT1L				ner/Counter1 - Cou					133
(0x83)	Reserved TCCR1C	FOC1A	FOC1B	_		_			_	132
(0x82) (0x81)	TCCR1C TCCR1B	FOC1A ICNC1	ICES1	_	WGM13	WGM12	- CS12	- CS11	CS10	132
(0x81)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	- WGW12	-	WGM11	WGM10	129
(0x00) (0x7F)	DIDR1			-	- CONTIBO	_	_	AIN1D	AIN0D	242
(0x7E)	DIDR0		_	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	258



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
									Bit 0	i age
(0x7D)	Reserved	- DEE04	- DEE60	- ADLAR	_	MUX3	- MUVO	- MILVA	MUX0	254
(0x7C) (0x7B)	ADMUX ADCSRB	REFS1	REFS0 ACME	ADLAR –		- NOA3	MUX2 ADTS2	MUX1 ADTS1	ADTS0	254 257
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	255
(0x71) (0x79)	ADCH	ABEN	7,500	ABATE	ADC Data Rec		ADI GE	7,51 01	7121 00	257
(0x78)	ADCL					ister Low byte				257
(0x77)	Reserved	-	_	_	_	-	-	-	_	-
(0x76)	Reserved	-	_	_	_	-	-	-	_	
(0x75)	Reserved	_	-	_	-	-	_	-	-	
(0x74)	Reserved	-	=	-	=	ı	ı	-	=	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	-	-	-	-	=	
(0x71)	Reserved	-	_	_	-	_	_	-	-	
(0x70)	TIMSK2	_	_	-	-	_	OCIE2B	OCIE2A	TOIE2	157
(0x6F)	TIMSK1	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	134
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	105
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	69
(0x6C) (0x6B)	PCMSK1 PCMSK0	PCINT7	PCINT14 PCINT6	PCINT13 PCINT5	PCINT12 PCINT4	PCINT11 PCINT3	PCINT10 PCINT2	PCINT9 PCINT1	PCINT8 PCINT0	69 69
(0x6A)	Reserved	PCIN17	PCIN16	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINTO -	บช
(0x6A) (0x69)	EICRA	_			_	ISC11	ISC10	ISC01	ISC00	66
(0x68)	PCICR	_	_		_	-	PCIE2	PCIE1	PCIE0	
(0x67)	Reserved	_	_	_	_	_	-	-	-	
(0x66)	OSCCAL				Oscillator Calib					36
(0x65)	Reserved	_	_	-	_	-	-	-	-	
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	_	PRTIM1	PRSPI	PRUSART0	PRADC	40
(0x63)	Reserved	_	-	_	_	-	-	-	_	
(0x62)	Reserved	-	-	-	_	-	-	-	_	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	36
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	52
0x3F (0x5F)	SREG	ı	Т	Н	S	V	N	Z	С	10
0x3E (0x5E)	SPH	-	-	-	-	-	(SP10) ^{5.}	SP9	SP8	12
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C)	Reserved	_	_	_	_			_	_	
0x3B (0x5B) 0x3A (0x5A)	Reserved Reserved	_					-			
0x39 (0x59)	Reserved	_	_	_	_	_	_	_	_	
0x38 (0x58)	Reserved	_	_	_	_	_	_	_	_	
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB) ^{5.}	-	(RWWSRE) ^{5.}	BLBSET	PGWRT	PGERS	SELFPRGEN	282
0x36 (0x56)	Reserved	-	_	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	_	-	_	PUD	-	_	IVSEL	IVCE	
0x34 (0x54)	MCUSR	-	-	-	_	WDRF	BORF	EXTRF	PORF	
0x33 (0x53)	SMCR	-	_	_					SE	
0x32 (0x52)	Reserved				_	SM2	SM1	SM0	∂E	38
0x31 (0x51)		-	-	_	-	SM2 -	SM1 -	SM0 -	- -	38
	Reserved	-	-	-	-	1 1	1	-	_ _	
0x30 (0x50)	ACSR	– ACD	– ACBG	_ _ ACO		-	– ACIC	– – ACIS1	-	241
0x30 (0x50) 0x2F (0x4F)	ACSR Reserved	-	-	-	– – ACI –	– ACIE –	1	-	_ _	241
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	ACSR Reserved SPDR	ACD _	ACBG	 	– ACI – SPI Data	– ACIE – Register	– ACIC	- - ACIS1	- - ACIS0	241
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	ACSR Reserved SPDR SPSR	ACD -	ACBG -	- - ACO -	- ACI - SPI Data	- ACIE - Register	ACIC	- - ACIS1 -	ACISO - SPI2X	241 169 168
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	ACSR Reserved SPDR SPSR SPCR	ACD _	ACBG	 	- ACI - SPI Data - MSTR	- ACIE - Register - CPOL	– ACIC	- - ACIS1	- - ACIS0	241 169 168 167
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	ACSR Reserved SPDR SPSR SPCR GPIOR2	ACD -	ACBG -	- - ACO -	- ACI - SPI Data - MSTR General Purpos	ACIE ACIE Register CPOL e I/O Register 2	ACIC	- - ACIS1 -	ACISO - SPI2X	241 169 168 167 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	ACD -	ACBG -	- - ACO -	- ACI - SPI Data - MSTR	ACIE ACIE Register CPOL e I/O Register 2	ACIC	- - ACIS1 -	ACISO - SPI2X	241 169 168 167
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	ACSR Reserved SPDR SPSR SPCR GPIOR2	ACD -	ACBG – WCOL SPE	- ACO - DORD	ACI - SPI Data - MSTR General Purpos General Purpos	ACIE ACIE CONTROL Register CPOL e I/O Register 2 e I/O Register 1	- ACIC - - - CPHA	- - ACIS1 -	ACISO - SPI2X	241 169 168 167 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved	ACD -	ACBG – WCOL SPE	- ACO - DORD	ACI SPI Data - MSTR General Purpos General Purpos	ACIE ACIE COPOL e I/O Register 2 e I/O Register 1 CTO Register 1	- ACIC - CPHA	- - ACIS1 -	ACISO - SPI2X	241 169 168 167 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B	ACD -	ACBG – WCOL SPE	- ACO - DORD	ACI SPI Data - MSTR General Purpos General Purpos - mer/Counter0 Outpu	ACIE ACIE COPOL e I/O Register 2 e I/O Register 1 CTO Register 1	- ACIC - CPHA	- - ACIS1 -	ACISO - SPI2X	241 169 168 167 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A	ACD -	ACBG – WCOL SPE	- ACO - DORD	ACI SPI Data - MSTR General Purpos General Purpos - mer/Counter0 Outpu	ACIE ACIE COPOL e I/O Register 2 e I/O Register 1 ut Compare Register Regi	- ACIC - CPHA	- - ACIS1 -	ACISO - SPI2X	241 169 168 167 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0	- ACD - SPIF SPIE	- ACBG - WCOL SPE	- ACO - DORD - Ti	ACI SPI Data - MSTR General Purpos General Purpos - mer/Counter0 Outpu	ACIE ACIE CPOL e I/O Register 2 e I/O Register 1 ut Compare Register 1 Compare Register 1 (8-bit)	- ACIC - CPHA ster B	- ACIS1 - - SPR1	- ACISO - SPI2X SPRO	241 169 168 167 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0B TCNT0 TCCR0B TCCR0A GTCCR	- ACD - SPIF SPIE - FOCOA	- ACBG - WCOL SPE - FOCOB	- ACO - DORD - Til Til - COM0B1	ACI ACI SPI Data SPI Data MSTR General Purpos General Purpos - mer/Counter0 Output Timer/Cout COM0B0 -	- ACIE - Register - CPOL e I/O Register 2 e I/O Register 1 at Compare Registr 1 Compare Registr 1 WGM02	- ACIC - CPHA - Ster B ster A CS02	- ACIS1 - SPR1 - CS01	- ACISO - SPI2X SPRO - CS00	241 169 168 167 25 25 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH	- ACD - SPIF SPIE - FOCOA COMOA1	- ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Til Til - COM0B1	ACI ACI SPI Data MSTR General Purpos General Purpos	- ACIE - ACIE - Register - CPOL e I/O Register 2 e I/O Register 1 - ut Compare Regist ut Compare Regist tt Compare Regist tt Compare Regist tt Compare Regist tt Compare Register High Byt	- ACIC - CPHA - Ster B Ster A - CS02 - C9) 5.	- ACIS1 - SPR1 - CS01 WGM01	- ACISO - SPI2X SPRO - CS00 WGM00	241 169 168 167 25 25 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	- ACD - SPIF SPIE - FOCOA COMOA1	- ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Til Til - COM0B1	ACI ACI SPI Data SPI Data MSTR General Purpos General Purpos Timer/Counter0 Output Timer/Counter0 Output COMOBO COMOBO EEPROM Address F	- ACIE - Register - CPOL e I/O Register 2 e I/O Register 1 - ut Compare Regist att Compare Regist tt Compare Register High Byt Register Low By	- ACIC - CPHA - Ster B Ster A - CS02 - C9) 5.	- ACIS1 - SPR1 - CS01 WGM01	- ACISO - SPI2X SPRO - CS00 WGM00	241 169 168 167 25 25 25 138/159 21 21
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	- ACD - SPIF SPIE - FOCOA COMOA1 TSM	- ACBG - WCOL SPE - FOCOB COMOAO -	- ACO - DORD - Til Til - COMOB1 - (I	ACI ACI SPI Data MSTR General Purpos General Purpos — mer/Counter0 Outpu Timer/Cou — COM0B0 — EEPROM Address F EEPROM Address EEPROM D	ACIE ACIE CPOL EI/O Register 2 EI/O Register 1 Compare Registr t Compare Registr t Compare Registr t Compare Registr Her0 (8-bit) WGM02 Register High Byt Register Low By ata Register Low By ata Register	- ACIC - CPHA - ster B ster A CS02 e) 5.	- ACIS1 - SPR1 - CS01 WGM01 PSRASY	- ACISO - SPI2X SPRO - CS00 WGM00 PSRSYNC	241 169 168 167 25 25 25 138/159 21 21 21
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR	- ACD - SPIF SPIE - FOCOA COMOA1	- ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Til Til - COM0B1	ACI ACI SPI Data MSTR General Purpos General Purpos — mer/Counter0 Output Timer/Cou — COM0B0 — COM0B0 — EEPROM Address EEPROM Address EEPROM DEEPROM DEEPR	ACIE ACIE CPOL EI/O Register 2 EI/O Register 1 At Compare Registr to Compare Registr to Compare Registrer (8-bit) WGM02 AREGISTER High Byt Register Low By ata Register EERIE	- ACIC - CPHA - Ster B Ster A - CS02 - C9) 5.	- ACIS1 - SPR1 - CS01 WGM01	- ACISO - SPI2X SPRO - CS00 WGM00	241 169 168 167 25 25 25 138/159 21 21 21 21
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0	- ACD - SPIF SPIE - FOCOA COMOA1 TSM	- ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Til Til - COM0B1 - (I	ACI ACI SPI Data MSTR General Purpos General Purpos — mer/Counter0 Outpu Timer/Cou COM0B0 — COM0B0 — EEPROM Address F EEPROM Address EEPROM D General Purpos	ACIE ACIE CPOL EI/O Register 2 EI/O Register 1 At Compare Registrater (8-bit) WGM02 AREGISTER High Byt Register Low By ata Register EERIE EI/O ROBESTER O	- ACIC - CPHA - ster B ster A CS02 e) 5. te	- ACIS1 - SPR1 - SPR1 - CS01 WGM01 PSRASY	- ACISO - SPI2X SPRO - CS00 WGM00 PSRSYNC EERE	241 169 168 167 25 25 25 138/159 21 21 21 21 25
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR	- ACD - SPIF SPIE - FOCOA COMOA1 TSM	- ACBG - WCOL SPE - FOCOB COMOAO -	- ACO - DORD - Til Til - COMOB1 - (I	ACI ACI SPI Data MSTR General Purpos General Purpos — mer/Counter0 Output Timer/Cou — COM0B0 — COM0B0 — EEPROM Address EEPROM Address EEPROM DEEPROM DEEPR	ACIE ACIE CPOL EI/O Register 2 EI/O Register 1 At Compare Registr to Compare Registr to Compare Registrer (8-bit) WGM02 AREGISTER High Byt Register Low By ata Register EERIE	- ACIC - CPHA - ster B ster A CS02 e) 5.	- ACIS1 - SPR1 - CS01 WGM01 PSRASY	- ACISO - SPI2X SPRO - CS00 WGM00 PSRSYNC	241 169 168 167 25 25 25 138/159 21 21 21 21



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	_	_	_	_	_	PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	_	_	_	_	_	OCF2B	OCF2A	TOV2	157
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	135
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	_	_	_	_	_	_	_	_	
0x13 (0x33)	Reserved	_	_	_	_	_	_	_	_	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	_	_	_	_	_	_	_	_	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	87
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	87
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	87
0x08 (0x28)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	86
0x07 (0x27)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	86
0x06 (0x26)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	86
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	86
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	86
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	86
0x02 (0x22)	Reserved	_	-	-	-	-	-	-	-	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	-	
0x0 (0x20)	Reserved	_	_	_	_	_	_	_	_	

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
- 5. Only valid for ATmega88/168



5. Instruction Set Summary

ARTHMETIC AND LOGIC METRUCTIONS	#Clocks
ADV Rol. K	_
ADJUN BAJIK Add Immediate to Word Bath-Ref Ref. + Ref.	1
SUBI	1
SUBIL Rd, K Subbased Constant from Register Rd - Rd - K C C. C.N.V.H	2
SEC	1
SBCI	1
Sellw Reduk Subract immediate from World Refueld = Restrict K ZC,NLY	1
AND	1
ANDI	2
OR Rd, R Logical OR Registers Rd + Rd ∨ Rr Z.N.V ORI Rd, Rr Exclusive OR Registers Rd + Rd ∨ Rr Z.N.V EOR Rd, Rr Exclusive OR Registers Rd + Rd ∨ Rr Z.N.V COM Rd One's Complement Rd - Do Fr Z.N.V NEG Rd Two's Complement Rd - Do Fr Z.C.N.V.N SBR Rd X Set Bitty in Register Rd - Ed × Rd Z.C.N.V.N SBR Rd X Set Bitty in Register Rd - Ed × Rd + Ed × Rd Z.N.V.N INC Rd Increment Rd - Ed × Rd × Rd × Rd Z.N.V.V INC Rd Increment Rd - Ed × Rd × Rd Z.N.V.V TST Rd Decrement Rd - Ed × Rd Z.N.V.V TST Rd Test for Zero or Minus Rd - Ed × Rd Z.N.V.V SER Rd Test for Zero or Minus Rd - Ed × Rd Z.N.V.V SER Rd Test for Zero or Minus Rd - Ed × Rd Z.N.V.V SER Rd	1
Section Se	1
EOR	1
COM Rd One's Complement Rd ← 0x00 − Rd Z,C,N,V.H SBR Rd X Set Bit(s) in Register Rd ← Rd v NF + X Z,N,V.H SBR Rd X Clear Bit(s) in Register Rd ← Rd v NF + X Z,N,V. DBC Rd X Clear Bit(s) in Register Rd ← Rd * No FF + X Z,N,V. DEC Rd Decrement Rd ← Rd * 1 Z,N,V. DEC Rd Decrement Rd ← Rd * Rd Z,N,V. SER Rd Clear Register Rd ← Rd * Rd Z,N,V. CLR Rd Clear Register Rd ← Rd * Rd Z,N,V. SER Rd Set Register Rd ← Rd * Rd Z,C. MUL Rd, Rr Multiply Unsigned R1:RG ← Rd × Rr Z,C. MULSU Rd, Rr Multiply Signed with Unsigned R1:RG ← Rd × Rr Z,C. MULSU Rd, Rr Fractional Multiply Unsigned R1:RG ← Rd × Rr Z,C. FMULSU Rd, Rr Fractional Multiply Unsigned with Unsigned R1:RG ← Rd × Rr Z,C.	1
Ref	1
SBR	1
Clear Ridgy Register Rd + Rd	1
NCC	1
DECC Rd	1
TST	1
CLER Rd	1
SER	1
MUL Rd, Rr Multiply Unsigned R1:R0 ← Rd x Rr Z,C MULS Rd, Rr Multiply Signed R1:R0 ← Rd x Rr Z,C MULSU Rd, Rr Multiply Signed with Unsigned R1:R0 ← Rd x Rr Z,C FMUL Rd, Rr Fractional Multiply Unsigned R1:R0 ← (Rd x Rr) < 1 Z,C FMULSU Rd, Rr Fractional Multiply Signed R1:R0 ← (Rd x Rr) < 1 Z,C FMULSU Rd, Rr Fractional Multiply Signed with Unsigned R1:R0 ← (Rd x Rr) < 1 Z,C FMULSU Rd, Rr Fractional Multiply Signed with Unsigned R1:R0 ← (Rd x Rr) < 1 Z,C FMULSU Rd, Rr Fractional Multiply Signed with Unsigned R1:R0 ← (Rd x Rr) < 1 Z,C BRANCH INSTRUCTIONS REAMP PC ← PC + L 1 Z,C Reamp PC ← PC + L 1 Z,C Reamp PC ← PC + L None None None None More None None None None None More None None None	1
MULS	1
MULSU	2
	2
FMULS	2
FMULSU Rd, Rr Fractional Multiply Signed with Unsigned R1:R0 ← (Rd x Rr) << 1 Z,C	2
RANCH INSTRUCTIONS RalmP	2
RJMP	2
JMP	
MMP ⁽¹⁾	2
RCALL	2
Indirect Call to (Z)	3
CALL ⁽¹⁾ k Direct Subroutine Call PC ← k None RET Subroutine Return PC ← STACK None RETI Interrupt Return PC ← STACK I CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd,Rr Compare Rd – Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd – Rr – C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd – K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BRCS k Branch if Status Flag Cleared <td>3</td>	3
RET Subroutine Return PC ← STACK None RETI Interrupt Return PC ← STACK I CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd,Rr Compare Rd - Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register Is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BREQ k Branc	3
RETI Interrupt Return PC ← STACK I PC ← STACK I PC ← STACK I CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None PC ← Rd,Rr Compare Rd,Rr Compare Rd − Rr Z, N,V,C,H Rd,K Compare with Carry Rd − Rr − C Z, N,V,C,H Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s) = 1) then PC ← PC + k + 1 None SBIS P, b Skip if Status Flag Cleared if (SREG(s) = 1) then PC ← PC + k + 1 None SBIS Panch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None SBIS Panch if Carry Set If (C = 1) then PC ← PC + k + 1 None SBIS Panch if Carry Set If (C = 0) then PC ← PC + k + 1 None SBIS Panch if Carry Set If (C = 0) then PC ← PC + k + 1 None SBIS Panch if Same or Higher If (C = 0) then PC ← PC + k + 1 None PC	4
CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None CP Rd,Rr Compare Rd − Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd − Rr Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None BRCQ k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None BRCS k Branch if Oarry Set if (C = 1) then PC ← PC + k + 1	4
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	4
CPCRd,RrCompare with CarryRd - Rr - CZ, N,V,C,HCPIRd,KCompare Register with ImmediateRd - KZ, N,V,C,HSBRCRr, bSkip if Bit in Register Clearedif $(Rr(b)=0)$ PC \leftarrow PC + 2 or 3NoneSBRSRr, bSkip if Bit in Register is Setif $(Rr(b)=1)$ PC \leftarrow PC + 2 or 3NoneSBICP, bSkip if Bit in I/O Register Clearedif $(P(b)=0)$ PC \leftarrow PC + 2 or 3NoneSBISP, bSkip if Bit in I/O Register is Setif $(P(b)=1)$ PC \leftarrow PC + 2 or 3NoneBRBSs, kBranch if Status Flag Setif $(SREG(s)=1)$ then PC \leftarrow PC+k+1NoneBRBCs, kBranch if Status Flag Clearedif $(SREG(s)=0)$ then PC \leftarrow PC+k+1NoneBRQkBranch if Equalif $(Z=1)$ then PC \leftarrow PC+k+1NoneBRNEkBranch if Not Equalif $(Z=0)$ then PC \leftarrow PC+k+1NoneBRCSkBranch if Carry Setif $(C=0)$ then PC \leftarrow PC+k+1NoneBRCCkBranch if Same or Higherif $(C=0)$ then PC \leftarrow PC+k+1NoneBRCDkBranch if Lowerif $(C=0)$ then PC \leftarrow PC+k+1NoneBRMIkBranch if Minusif $(N=1)$ then PC \leftarrow PC+k+1NoneBRCEkBranch if Minusif $(N=1)$ then PC \leftarrow PC+k+1NoneBRGEkBranch if Greater or Equal, Signedif $(N=0)$ then PC \leftarrow PC+k+1None	1/2/3
CPI Rd,K Compare Register with Immediate Rd – K Z, N, V, C, H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None BRBS P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None BRBS P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None BRBS P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None BRBS P, b Skip if Bit in I/O Register Cleared if (SREG(s) = 1) then PC ← PC + k + 1 None BRBC S, k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None BRNE k	1
SBRCRr, bSkip if Bit in Register Clearedif (Rr(b)=0) PC ← PC + 2 or 3NoneSBRSRr, bSkip if Bit in Register is Setif (Rr(b)=1) PC ← PC + 2 or 3NoneSBICP, bSkip if Bit in I/O Register Clearedif (P(b)=0) PC ← PC + 2 or 3NoneSBISP, bSkip if Bit in I/O Register is Setif (P(b)=1) PC ← PC + 2 or 3NoneBRBSS, kBranch if Status Flag Setif (SREG(s) = 1) then PC ← PC + k + 1NoneBRBCS, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC ← PC + k + 1NoneBREQkBranch if Equalif (Z = 1) then PC ← PC + k + 1NoneBRNEkBranch if Not Equalif (Z = 0) then PC ← PC + k + 1NoneBRCSkBranch if Carry Setif (C = 1) then PC ← PC + k + 1NoneBRCCkBranch if Carry Clearedif (C = 0) then PC ← PC + k + 1NoneBRSHkBranch if Same or Higherif (C = 0) then PC ← PC + k + 1NoneBRLOkBranch if Minusif (N = 1) then PC ← PC + k + 1NoneBRMIkBranch if Minusif (N = 0) then PC ← PC + k + 1NoneBRGEkBranch if Greater or Equal, Signedif (N = 0) then PC ← PC + k + 1None	1
SBRSRr, bSkip if Bit in Register is Setif (Rr(b)=1) PC ← PC + 2 or 3NoneSBICP, bSkip if Bit in I/O Register Clearedif (P(b)=0) PC ← PC + 2 or 3NoneSBISP, bSkip if Bit in I/O Register is Setif (P(b)=1) PC ← PC + 2 or 3NoneBRBSs, kBranch if Status Flag Setif (SREG(s) = 1) then PC ← PC+k+1NoneBRBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC ← PC+k+1NoneBREQkBranch if Equalif (Z = 1) then PC ← PC + k + 1NoneBRNEkBranch if Not Equalif (Z = 0) then PC ← PC + k + 1NoneBRCSkBranch if Carry Setif (C = 1) then PC ← PC + k + 1NoneBRCCkBranch if Carry Clearedif (C = 0) then PC ← PC + k + 1NoneBRSHkBranch if Same or Higherif (C = 0) then PC ← PC + k + 1NoneBRLOkBranch if Lowerif (C = 1) then PC ← PC + k + 1NoneBRMIkBranch if Minusif (N = 1) then PC ← PC + k + 1NoneBRPLkBranch if Greater or Equal, Signedif (N = 0) then PC ← PC + k + 1None	1
SBICP, bSkip if Bit in I/O Register Clearedif $(P(b)=0)$ PC \leftarrow PC + 2 or 3NoneSBISP, bSkip if Bit in I/O Register is Setif $(P(b)=1)$ PC \leftarrow PC + 2 or 3NoneBRBSs, kBranch if Status Flag Setif $(SREG(s)=1)$ then PC \leftarrow PC+k+1NoneBRBCs, kBranch if Status Flag Clearedif $(SREG(s)=0)$ then PC \leftarrow PC+k+1NoneBREQkBranch if Equalif $(Z=1)$ then PC \leftarrow PC+k+1NoneBRNEkBranch if Not Equalif $(Z=0)$ then PC \leftarrow PC+k+1NoneBRCSkBranch if Carry Setif $(C=1)$ then PC \leftarrow PC+k+1NoneBRCCkBranch if Carry Clearedif $(C=0)$ then PC \leftarrow PC+k+1NoneBRSHkBranch if Same or Higherif $(C=0)$ then PC \leftarrow PC+k+1NoneBRLOkBranch if Lowerif $(C=1)$ then PC \leftarrow PC+k+1NoneBRMIkBranch if Minusif $(N=1)$ then PC \leftarrow PC+k+1NoneBRPLkBranch if Greater or Equal, Signedif $(N=0)$ then PC \leftarrow PC+k+1None	1/2/3
SBISP, bSkip if Bit in I/O Register is Setif $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ NoneBRBSs, kBranch if Status Flag Setif $(SREG(s)=1)$ then $PC \leftarrow PC + k + 1$ NoneBRBCs, kBranch if Status Flag Clearedif $(SREG(s)=0)$ then $PC \leftarrow PC + k + 1$ NoneBREQkBranch if Equalif $(Z=1)$ then $PC \leftarrow PC + k + 1$ NoneBRNEkBranch if Not Equalif $(Z=0)$ then $PC \leftarrow PC + k + 1$ NoneBRCSkBranch if Carry Setif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Greater or Equal, Signedif $(N=0)$ then $PC \leftarrow PC + k + 1$ None	1/2/3
BRBS s, k Branch if Status Flag Set if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$ None BRBC s, k Branch if Status Flag Cleared if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$ None BREQ k Branch if Equal if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ None BRNE k Branch if Not Equal if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ None BRCS k Branch if Carry Set if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None BRCC k Branch if Carry Cleared if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRSH k Branch if Same or Higher if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRLO k Branch if Lower if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRMI k Branch if Minus if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRPL k Branch if Plus if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None BRPL k Branch if Greater or Equal, Signed if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2/3
BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None BREQ k Branch if Equal if $(Z = 1)$ then PC←PC+k+1 None BRNE k Branch if Not Equal if $(Z = 0)$ then PC←PC+k+1 None BRCS k Branch if Carry Set if $(C = 1)$ then PC←PC+k+1 None BRCC k Branch if Carry Cleared if $(C = 0)$ then PC←PC+k+1 None BRSH k Branch if Same or Higher if $(C = 0)$ then PC←PC+k+1 None BRLO k Branch if Lower if $(C = 0)$ then PC←PC+k+1 None BRMI k Branch if Minus if $(C = 0)$ then PC←PC+k+1 None BRPL k Branch if Plus if $(C = 0)$ then PC←PC+k+1 None BRGE k Branch if Greater or Equal, Signed if $(C = 0)$ then PC←PC+k+1 None	1/2/3
BRBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then $PC \leftarrow PC + k + 1$ NoneBREQkBranch if Equalif $(Z = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRNEkBranch if Not Equalif $(Z = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRCSkBranch if Carry Setif $(C = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRNEkBranch if Not Equalif $(Z = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRCSkBranch if Carry Setif $(C = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRCSkBranch if Carry Setif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ NoneBRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ NoneBRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ NoneBRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRLO k Branch if Lower if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None BRMI k Branch if Minus if $(N = 1)$ then $PC \leftarrow PC + k + 1$ None BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRLO k Branch if Lower if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None BRMI k Branch if Minus if $(N = 1)$ then $PC \leftarrow PC + k + 1$ None BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRMI k Branch if Minus if (N = 1) then PC \leftarrow PC + k + 1 None BRPL k Branch if Plus if (N = 0) then PC \leftarrow PC + k + 1 None BRGE k Branch if Greater or Equal, Signed if (N \oplus V= 0) then PC \leftarrow PC + k + 1 None	1/2
BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ NoneBRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
	1/2
	1/2
BRHS k Branch if Half Carry Flag Set if (H = 1) then $PC \leftarrow PC + k + 1$ None	1/2
BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRTS k Branch if T Flag Set if $(T = 1)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then $PC \leftarrow PC + k + 1$ None	1/2
BRVC k Branch if Overflow Flag is Cleared if $(V = 0)$ then $PC \leftarrow PC + k + 1$ None	1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1 1
ROR ASR	Rd	Rotate Right Through Carry Arithmetic Shift Right	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$ $Rd(n)\leftarrow Rd(n+1), n=06$	Z,C,N,V Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N _	1
SEZ	<u> </u>	Set Zero Flag	Z ← 1	Z	1
CLZ SEI		Clear Zero Flag Global Interrupt Enable	Z←0 I←1	Z	1 1
CLI		Global Interrupt Enable Global Interrupt Disable	1←1	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I		T.,	T = . =	T	1 .
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K Rd, X	Load Immediate Load Indirect	$Rd \leftarrow K$ $Rd \leftarrow (X)$	None None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDS	Rd, Z+q Rd, k	Load Indirect with Displacement Load Direct from SRAM	$Rd \leftarrow (Z + q)$	None	2 2
ST	X, Rr	Store Indirect	$Rd \leftarrow (k)$ $(X) \leftarrow Rr$	None None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow RI$ $(X) \leftarrow RI, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS LPM	k, Rr	Store Direct to SRAM Load Program Memory	(k) ← Rr	None	3
LPM	Rd, Z	Load Program Memory Load Program Memory	$R0 \leftarrow (Z)$ $Rd \leftarrow (Z)$	None None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	, = .	Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168.



6. Ordering Information

6.1 ATmega48

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega48V-10AI	32A	
		ATmega48V-10MI	32M1-A	
		ATmega48V-10PI	28P3	ا مار رمد شما
10 ⁽³⁾	1.8 - 5.5	ATmega48V-10AU ⁽²⁾	32A	Industrial
		ATmega48V-10MMU ⁽²⁾	28M1	(-40°C to 85°C)
		ATmega48V-10MU ⁽²⁾	32M1-A	
		ATmega48V-10PU ⁽²⁾	28P3	
		ATmega48-20AI	32A	
		ATmega48-20MI	32M1-A	
		ATmega48-20PI	28P3	Industrial
20 ⁽³⁾	2.7 - 5.5	ATmega48-20AU ⁽²⁾	32A	
		ATmega48-20MMU ⁽²⁾	28M1	(-40°C to 85°C)
		ATmega48-20MU ⁽²⁾	32M1-A	
		ATmega48-20PU ⁽²⁾	28P3	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-1 on page 304 and Figure 26-2 on page 304.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)



6.2 ATmega88

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega88V-10AI	32A	
		ATmega88V-10MI	32M1-A	
10 ⁽³⁾	40.55	ATmega88V-10PI	28P3	Industrial
10(0)	1.8 - 5.5	ATmega88V-10AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega88V-10MU ⁽²⁾	32M1-A	
		ATmega88V-10PU ⁽²⁾	28P3	
		ATmega88-20AI	32A	
		ATmega88-20MI	32M1-A	
20 ⁽³⁾	27 55	ATmega88-20PI	28P3	Industrial
20(**)	2.7 - 5.5	ATmega88-20AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega88-20MU ⁽²⁾	32M1-A	
		ATmega88-20PU ⁽²⁾	28P3	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-1 on page 304 and Figure 26-2 on page 304.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)



6.3 ATmega168

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega168V-10AI	32A	
		ATmega168V-10MI	32M1-A	
10	40.55	ATmega168V-10PI	28P3	Industrial
10	1.8 - 5.5	ATmega168V-10AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega168V-10MU ⁽²⁾	32M1-A	
		ATmega168V-10PU ⁽²⁾	28P3	
		ATmega168-20AI	32A	
		ATmega168-20MI	32M1-A	
20	27 55	ATmega168-20PI	28P3	Industrial
	2.7 - 5.5	ATmega168-20AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega168-20MU ⁽²⁾	32M1-A	
		ATmega168-20PU ⁽²⁾	28P3	


- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-1 on page 304 and Figure 26-2 on page 304.

Package Type				
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)			
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)			
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			



7. Packaging Information

7.1 32A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
Е	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001




2325 Orchard Parkway San Jose, CA 95131 TITLE


 ${\bf 32A,\ 32\text{-}lead,\ 7\ x\ 7\ mm\ Body\ Size,\ 1.0\ mm\ Body\ Thickness,}\\ 0.8\ mm\ Lead\ Pitch,\ Thin\ Profile\ Plastic\ Quad\ Flat\ Package\ (TQFP)$

DRAWING NO.	REV.
32A	В




7.2 28M1





Note: The terminal #1 ID is a Laser-marked Feature.



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.17	0.22	0.27	
С		0.20 REF		
D	3.95	4.00	4.05	
D2	2.35	2.40	2.45	
Е	3.95	4.00	4.05	
E2	2.35	2.40	2.45	
е		0.45		
L	0.35	0.40	0.45	
у	0.00	_	0.08	
К	0.20	_	_	

10/24/08




Package Drawing Contact: packagedrawings@atmel.com

TITLE 28M1, 28-pad,4 x 4 x 1.0 mm Body, Lead Pitch 0.45 mm, 2.4 x 2.4 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN)

GPC		DRAWING NO.	REV.
	ZBV	28M1	В





7.3 32M1-A






7.4 28P3







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE	
Α	_	_	4.5724		
A1	0.508	_	_		
D	34.544	_	34.798	Note 1	
E	7.620	_	8.255		
E1	7.112	_	7.493	Note 1	
В	0.381	_	0.533		
B1	1.143	_	1.397		
B2	0.762	_	1.143		
L	3.175	_	3.429		
С	0.203	_	0.356		
eВ	_	_	10.160		
е	2.540 TYP				

09/28/01

В



2325 Orchard Parkway San Jose, CA 95131

TITLE $\bf 28P3, \, 28\text{-lead} \, (0.300\mbox{"}/7.62 \; mm \, Wide) \; Plastic \, Dual \, Inline \, Package \, (PDIP)$ DRAWING NO. REV. 28P3



8. Errata

8.1 Errata ATmega48

The revision letter in this section refers to the revision of the ATmega48 device.

8.1.1 Rev. D

- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- Interrupts may be lost when writing the timer registers in the asynchronous timer
 If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.1.2 Rev. C

- · Reading EEPROM when system clock frequency is below 900 kHz may not work
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Reading EEPROM when system clock frequency is below 900 kHz may not work
 Reading Data from the EEPROM at system clock frequency below 900 kHz may result in wrong data read.

Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900 kHz.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.1.3 Rev. B

- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.



Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.1.4 Rev A

- Part may hang in reset
- Wrong values read after Erase Only operation
- Watchdog Timer Interrupt disabled
- Start-up time with Crystal Oscillator is higher than expected
- High Power Consumption in Power-down with External Clock
- Asynchronous Oscillator does not stop in Power-down
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

2. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround



If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

3. Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog timeout following an interrupt, the device works correctly.

Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

4. Start-up time with Crystal Oscillator is higher than expected

The clock counting part of the start-up time is about 2 times higher than expected for all start-up periods when running on an external Crystal. This applies only when waking up by reset. Wake-up from power down is not affected. For most settings, the clock counting parts is a small fraction of the overall start-up time, and thus, the problem can be ignored. The exception is when using a very low frequency crystal like for instance a 32 kHz clock crystal.

Problem fix / Workaround

No known workaround.

5. High Power Consumption in Power-down with External Clock

The power consumption in power down with an active external clock is about 10 times higher than when using internal RC or external oscillators.

Problem fix / Workaround

Stop the external clock when the device is in power down.

6. Asynchronous Oscillator does not stop in Power-down

The Asynchronous oscillator does not stop when entering power down mode. This leads to higher power consumption than expected.

Problem fix / Workaround

Manually disable the asynchronous timer before entering power down.

7. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.



8.2 Errata ATmega88

The revision letter in this section refers to the revision of the ATmega88 device.

8.2.1 Rev. D

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer

 If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

8.2.2 Rev. B/C

Not sampled.

8.2.3 Rev. A

- Writing to EEPROM does not work at low Operating Voltages
- · Part may hang in reset
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Writing to EEPROM does not work at low operating voltages

Writing to the EEPROM does not work at low voltages.

Problem Fix/Workaround

Do not write the EEPROM at voltages below 4.5 Volts.

This will be corrected in rev. B.

2. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.



Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

3. Interrupts may be lost when writing the timer registers in the asynchronous timer
If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.3 Errata ATmega168

The revision letter in this section refers to the revision of the ATmega168 device.

8.3.1 Rev C

- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer

 If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.3.2 Rev B

- Part may hang in reset
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-



System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.3.3 Rev A

- Wrong values read after Erase Only operation
- · Part may hang in reset
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

2. Part may hang in reset



Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.



9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. 2545P-02/09

Removed Power-off slope rate from Table 26-3 on page 306.

9.2 Rev. 2545O-02/09

- 1. Changed minimum Power-on Reset Threshold Voltage (falling) to 0.05V in Table 26-3 on page 306.
- 2. Removed section "Power-on slope rate" from "System and Reset Characteristics" on page 306.

9.3 Rev. 2545N-01/09

- 1. Updated "Features" on page 1 and added the note "Not recommended for new designs".
- 2. Merged the sections Resources, Data Retention and About Code Examples under one common section, "About" on page 7.
- 3. Updated Figure 6-4 on page 34.
- 4. Updated "System Clock Prescaler" on page 35.
- 5. Updated "Alternate Functions of Port B" on page 77.
- 6. Added section "Power-on Slope Rate" on page 306.
- 7. Updated "Pin Thresholds and Hysteresis" on page 330.

9.4 Rev. 2545M-09/07

- 1. Added "Data Retention" on page 7.
- Updated "ADC Characteristics" on page 311.
- 3. "Preliminary" removed through the datasheet.

9.5 Rev. 2545L-08/07

- 1. Updated "Features" on page 1.
- 2. Updated code example in "MCUCR MCU Control Register" on page 63.
- Updated "System and Reset Characteristics" on page 306.
- 4. Updated Note in Table 6-3 on page 29, Table 6-5 on page 30, Table 6-8 on page 33, Table 6-10 on page 33.



9.6 Rev. 2545K-04/07

- 1. Updated "Interrupts" on page 55.
- Updated"Errata ATmega48" on page 22.
- 3. Changed description in "Analog-to-Digital Converter" on page 243.

9.7 Rev. 2545J-12/06

- 1. Updated "Features" on page 1.
- 2. Updated Table 1-1 on page 2.
- 3. Updated "Ordering Information" on page 15.
- 4. Updated "Packaging Information" on page 18.

9.8 Rev. 2545I-11/06

- 1. Updated "Features" on page 1.
- 2. Updated Features in "2-wire Serial Interface" on page 208.
- 3. Fixed typos in Table 26-3 on page 306.

9.9 Rev. 2545H-10/06

- 1. Updated typos.
- 2. Updated "Features" on page 1.
- 3. Updated "Calibrated Internal RC Oscillator" on page 32.
- 4. Updated "System Control and Reset" on page 44.
- 5. Updated "Brown-out Detection" on page 46.
- 6. Updated "Fast PWM Mode" on page 120.
- Updated bit description in "TCCR1C Timer/Counter1 Control Register C" on page 132.
- 8. Updated code example in "SPI Serial Peripheral Interface" on page 160.
- Updated Table 12-3 on page 100, Table 12-6 on page 101, Table 12-8 on page 102, Table 13-2 on page 129, Table 13-3 on page 130, Table 13-4 on page 131, Table 15-3 on page 153, Table 15-6 on page 154, Table 15-8 on page 155, and Table 25-5 on page 286.
- 10. Added Note to Table 23-1 on page 264, Table 24-5 on page 278, and Table 25-17 on page 299.
- 11. Updated "Setting the Boot Loader Lock Bits by SPM" on page 276.
- 12. Updated "Signature Bytes" on page 287
- 13. Updated "Electrical Characteristics" on page 302.
- 14. Updated "Errata" on page 22.



9.10 Rev. 2545G-06/06

- Added Addresses in Registers.
- Updated "Calibrated Internal RC Oscillator" on page 32.
- 3. Updated Table 6-12 on page 34, Table 7-1 on page 38, Table 8-1 on page 53, Table 11-3 on page 77.
- 4. Updated "ADC Noise Reduction Mode" on page 39.
- 5. Updated note for Table 7-2 on page 42.
- 6. Updatad "Bit 2 PRSPI: Power Reduction Serial Peripheral Interface" on page 43.
- 7. Updated "TCCR0B Timer/Counter Control Register B" on page 103.
- 8. Updated "Fast PWM Mode" on page 120.
- 9. Updated "Asynchronous Operation of Timer/Counter2" on page 150.
- 10. Updated "SPI Serial Peripheral Interface" on page 160.
- 11. Updated "UCSRnA USART MSPIM Control and Status Register n A" on page 205.
- 12. Updated note in "Bit Rate Generator Unit" on page 215.
- 13. Updated "Bit 6 ACBG: Analog Comparator Bandgap Select" on page 241.
- 14. Updated Features in "Analog-to-Digital Converter" on page 243.
- 15. Updated "Prescaling and Conversion Timing" on page 246.
- 16. Updated "Limitations of debugWIRE" on page 260.
- 17 Added Table 26-1 on page 305.
- 18. Updated Figure 13-7 on page 121, Figure 27-45 on page 339.
- 19. Updated rev. A in "Errata ATmega48" on page 22.
- 20. Added rev. C and D in "Errata ATmega48" on page 22.

9.11 Rev. 2545F-05/05

- 1. Added Section 3.1 "Resources" on page 7
- 2. Update Section 6.6 "Calibrated Internal RC Oscillator" on page 32.
- 3. Updated Section 25.8.3 "Serial Programming Instruction set" on page 299.
- 4. Table notes in Section 26.2 "DC Characteristics" on page 302 updated.
- 5. Updated Section 8. "Errata" on page 22.

9.12 Rev. 2545E-02/05

- 1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- Updated "EECR The EEPROM Control Register" on page 21.
- 3. Updated "Calibrated Internal RC Oscillator" on page 32.
- 4. Updated "External Clock" on page 34.
- 5. Updated Table 26-3 on page 306, Table 26-6 on page 309, Table 26-2 on page 305and Table 25-16 on page 299
- 6. Added "Pin Change Interrupt Timing" on page 65
- 7. Updated "8-bit Timer/Counter Block Diagram" on page 89.
- 8. Updated "SPMCSR Store Program Memory Control and Status Register" on page 266.



- 9. Updated "Enter Programming Mode" on page 290.
- 10. Updated "DC Characteristics" on page 302.
- 11. Updated "Ordering Information" on page 15.
- 12. Updated "Errata ATmega88" on page 25 and "Errata ATmega168" on page 26.

9.13 Rev. 2545D-07/04

- 1. Updated instructions used with WDTCSR in relevant code examples.
- 2. Updated Table 6-5 on page 30, Table 26-4 on page 307, Table 24-9 on page 281, and Table 24-11 on page 282.
- Updated "System Clock Prescaler" on page 35.
- Moved "TIMSK2 Timer/Counter2 Interrupt Mask Register" on page15.11.6 and "TIFR2 – Timer/Counter2 Interrupt Flag Register" on page15.11.7 to "Register Description" on page 152.
- 5. Updated cross-reference in "Electrical Interconnection" on page 209.
- 6. Updated equation in "Bit Rate Generator Unit" on page 215.
- 7. Added "Page Size" on page 288.
- 8. Updated "Serial Programming Algorithm" on page 298.
- 9. Updated Ordering Information for "ATmega168" on page 17.
- 10. Updated "Errata ATmega88" on page 25 and "Errata ATmega168" on page 26.
- 11. Updated equation in "Bit Rate Generator Unit" on page 215.

9.14 Rev. 2545C-04/04

- 1. Speed Grades changed: 12MHz to 10MHz and 24MHz to 20MHz
- Updated "Speed Grades" on page 304.
- 3. Updated "Ordering Information" on page 15.
- 4. Updated "Errata ATmega88" on page 25.

9.15 Rev. 2545B-01/04

- 1. Added PDIP to "I/O and Packages", updated "Speed Grade" and Power Consumption Estimates in 9. "Features" on page 1.
- 2. Updated "Stack Pointer" on page 12 with RAMEND as recommended Stack Pointer value.
- Added section "Power Reduction Register" on page 40 and a note regarding the use
 of the PRR bits to 2-wire, Timer/Counters, USART, Analog Comparator and ADC
 sections.
- 4. Updated "Watchdog Timer" on page 48.
- 5. Updated Figure 13-2 on page 129 and Table 13-3 on page 130.
- 6. Extra Compare Match Interrupt OCF2B added to features in section "8-bit Timer/Counter2 with PWM and Asynchronous Operation" on page 139
- 7. Updated Table 7-1 on page 38, Table 21-5 on page 258, Table 25-4 to Table 25-7 on page 285 to 287 and Table 21-1 on page 248. Added note 2 to Table 25-1 on page 284. Fixed typo in Table 10-1 on page 66.



- 8. Updated whole "Typical Characteristics" on page 315.
- 9. Added item 2 to 5 in "Errata ATmega48" on page 22.
- 10. Renamed the following bits:
 - SPMEN to SELFPRGEN
 - PSR2 to PSRASY
 - PSR10 to PSRSYNC
 - Watchdog Reset to Watchdog System Reset
- 11. Updated C code examples containing old IAR syntax.
- 12. Updated BLBSET description in "SPMCSR Store Program Memory Control and Status Register" on page 282.

