### **Features**

- High Performance, Low Power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 4 MIPS Throughput at 4 MHz
- High Endurance Non-volatile Memorie segments
  - 8K/16K Bytes of In-System Self-Programmable Flash Program Memory(ATmega8HVA/16HVA)
  - 256 Bytes EEPROM
  - 512 Bytes Internal SRAM
  - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
  - Data Retention: 20 years at 85°C /100 years at 25°C(1)
  - Programming Lock for Software Security
- Battery Management Features
  - One or Two Cells in Series
  - Over-current Protection (Charge and Discharge)
  - Short-circuit Protection (Discharge)
  - High Voltage Outputs to Drive N-Channel Charge/Discharge FETs
- Peripheral Features
  - Two configurable 8- or 16-bit Timers with Separate Prescaler, Optional Input Capture (IC), Compare Mode and CTC
  - SPI Serial Programmable Interface
  - 12-bit Voltage ADC, Four External and One Internal ADC Inputs
  - High Resolution Coulomb Counter ADC for Current Measurements
  - Programmable Watchdog Timer
- Special Microcontroller Features
  - debugWIRE On-chip Debug System
  - In-System Programmable via SPI ports
  - Power-on Reset
  - On-chip Voltage Regulator with Short-circuit Monitoring Interface
  - External and Internal Interrupt Sources
  - Sleep Modes:
    - Idle, ADC Noise Reduction, Power-save, and Power-off
- Additional Secure Authentication Features available only under NDA
- Packages
  - 36-pad LGA
  - 28-lead TSOP
- Operating Voltage: 1.8 9V
- Maximum Withstand Voltage (High-voltage pins): 28V
- Temperature Range: 20°C to 85°C
- Speed Grade: 1-4 MHz



8-bit AVR®
Microcontroller
with 8K/16K
Bytes In-System
Programmable
Flash

ATmega8HVA ATmega16HVA

**Preliminary** 

**Summary** 



8024AS-AVR-04/08



# 1. Pin Configurations

# 1.1 LGA

Figure 1-1. LGA - Pinout ATmega8HVA/16HVA





Figure 1-2. LGA - pinout ATmega8HVA/16HVA

	1	2	3	4	5	6	7	8
Α	DNC	PV2	PV1	NV	GND	ОС	OD	DNC
В	CF2P	CF2N	VFET	CF1P	GND	PC0	DNC	GND
С	VREF	VREFGND	VREG	CF1N	VCC	GND	GND	BATT
D	PI	NI	GND	GND	GND	PB2	PB3	GND
Е	DNC	DNC	PA1	PA0	PB1	PB0	RESET	DNC

### **1.2 TSOP**

Figure 1-3. TSOP - pinout ATmega8HVA/16HVA



## 1.3 Pin Descriptions

### 1.3.1 VFET

Input to the internal voltage regulator.

### 1.3.2 VCC

Digital supply voltage. Normally connected to VREG.

### 1.3.3 VREG

Output from the internal voltage regulator.

### 1.3.4 CF1P/CF1N/CF2P/CF2N

CF1P/CF1N/CF2P/CF2N are the connection pins for connecting external fly capacitors to the step-up regulator.

### 1.3.5 VREF

Internal Voltage Reference for external decoupling.

### 1.3.6 VREFGND

Ground for decoupling of Internal Voltage Reference. Do not connect to GND or SGND on PCB.





#### 1.3.7 GND

Ground

#### 1.3.8 Port A (PA1..PA0)

Port A serves as a low-voltage 2-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega8HVA/16HVA as listed in "Alternate Functions of Port A" on page 70.

### 1.3.9 Port B (PB3..PB0)

Port B is a low-voltage 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega8HVA/16HVA as listed in "Alternate Functions of Port B" on page 71.

#### 1.3.10 PC0

Port C serves the functions of various special features of the ATmega8HVA/16HVA as listed in "Alternate Functions of Port C" on page 61.

#### 1.3.11 OC

High voltage output to drive Charge FET.

### 1.3.12 OD

High voltage output to drive Discharge FET.

#### 1.3.13 NI

NI is the filtered negative input from the current sense resistor.

#### 1.3.14 PI

PI is the filtered positive input from the current sense resistor.

### 1.3.15 NV/PV1/PV2

NV, PV1, and PV2 are the inputs for battery cells 1 and 2.

### 1.3.16 BATT

Input for detecting when a charger is connected.

### 1.3.17 **RESET/dw**


Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 11 on page 38. Shorter pulses are not guaranteed to generate a reset. This pin is also used as debugWIRE communication pin.

# 4 ATmega8HVA/16HVA

### 2. Overview

The ATmega8HVA/16HVA is a monitoring and protection circuit for 1-cell and 2-cell Li-ion applications with focus on high security/authentication, accurate monitoring, low cost and high utilization of the cell energy. The device contains secure authentication features as well as autonomous battery protection during charging and discharging. The chip allows very accurate accumulated current measurements using an 18-bit ADC with a resolution of 0.84  $\mu$ V. The feature set makes the ATmega8HVA/16HVA a key component in any system focusing on high security, battery protection, accurate monitoring, high system utilization and low cost.

Figure 2-1. Block Diagram



A combined step-up and linear voltage regulator ensures that the chip can operate with supply voltages as low as 1.8V for 1-cell applications. The regulator automatically switches to linear mode when the input voltage is sufficiently high, thereby ensuring a minimum power consumption at all times. For 2-cell applications, only linear regulation is enabled. The regulator capabilities, combined with an extremely low power consumption in the power saving modes, greatly enhances the cell energy utilization compared to existing solutions.

The chip utilizes Atmel's patented Deep Under-voltage Recovery (DUVR) mode that supports pre-charging of deeply discharged battery cells without using a separate Pre-charge FET.





The ATmega8HVA/16HVA contains a 12-bit ADC that can be used to measure the voltage of each cell individually. The ADC can also be used to monitor temperature, either on-chip temperature using the built-in temperature sensor, external temperature using thermistors connected to dedicated ADC inputs. The ATmega8HVA/16HVA contains a high-voltage tolerant, open-drain IO pin that supports serial communication. Programming can be done in-system using the 4 General Purpose IO ports that support SPI programming.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The MCU includes 8K/16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 256 bytes EEPROM, 512 bytes SRAM, 32 general purpose working registers, 6 general purpose I/O lines, debugWIRE for On-chip debugging and SPI for In-system Programming, two flexible Timer/Counters with Input Capture and compare modes, internal and external interrupts, a 12-bit Sigma Delta ADC for voltage and temperature measurements, a high resolution Sigma Delta ADC for Coulomb Counting and instantaneous current measurements, Additional Secure Authentication Features, an authonomous Battery Protection module, a programmable Watchdog Timer with wake-up capabilities, and software selectable power saving modes.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two indepdent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The device is manufactured using Atmel's high voltage high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System, through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip Boot program running on the AVR core. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash, fuel gauging ADCs, dedicated battery protection circuitry, and a voltage regulator on a monolithic chip, the ATmega8HVA/16HVA is a powerful microcontroller that provides a highly flexible and cost effective solution for Li-ion Smart Battery applications.

The ATmega8HVA/16HVA AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and Onchip Debugger.

The ATmega8HVA/16HVA is a low-power CMOS 8-bit microcontroller based on the AVR architecture. It is part of the AVR Smart Battery family that provides secure authentication, highly accurate monitoring and autonomous protection for Lithium-ion battery cells.

## 2.1 Comparison Between ATmega8HVA and ATmega16HVA

The ATmega8HVA and ATmega16HVA differ only in memory size and interrupt vector size. Table 2-1 summarizes the different configuration for the two devices.

**Table 2-1.** Configuration summary

Device	Flash	Interrupt vector size
ATmega8HVA	8K	1 Word
ATmega16HVA	16K	2 Word

### 3. Disclaimer

All Min, Typ and Max values contained in this datasheet are preliminary estimates based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Final values will be available after the device is characterized.

## 4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

### 5. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



# 6. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	_	-	_	_	_	-	-	
(0xFE)	BPPLR	_	_	_	_	_	_	BPPLE	BPPL	127
(0xFD)	BPCR	_	_	_	SCD	DOCD	COCD	DHCD	CHCD	127
(0xFC)	BPHCTR	_	_				PT[5:0]			130
(0xFB)	BPOCTR	-	-				PT[5:0]			129
(0xFA)	BPSCTR	_								128
(0xF9)	BPCHCD		Į.		CHC	DL[7:0]				132
(0xF8)	BPDHCD					DL[7:0]				132
(0xF7)	BPCOCD					DL[7:0]				131
(0xF6)	BPDOCD				DOC	DL[7:0]				131
(0xF5)	BPSCD				SCI	DL[7:0]				131
(0xF4)	Reserved	_	_	_	_	_	_	_	_	
(0xF3)	BPIFR	-	-	-	SCIF	DOCIF	COCIF	DHCIF	CHCIF	134
(0xF2)	BPIMSK	-	-	-	SCIE	DOCIE	COCIE	DHCIE	CHCIE	133
(0xF1)	Reserved	-	-	-	-	_	-	-	_	
(0xF0)	FCSR	-	-	-	_	DUVRD	CPS	DFE	CFE	138
(0xEF)	Reserved	-	-	-	-	_	-	-	-	
(0xEE)	Reserved	-	-	-	-	_	-	-	_	
(0xED)	Reserved	-	-	-	_	_	_	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-	-	-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	CADICH				CAD	IC[15:8]	•			110
(0xE8)	CADICL				CAD	IC[7:0]				110
(0xE7)	Reserved	-	-	-	-	-	-	-	-	
(0xE6)	CADRC		•	•	CAD	RC[7:0]		•		111
(0xE5)	CADCSRB	-	CADACIE	-	CADICIE	_	CADACIF	CADRCIF	CADICIF	109
(0xE4)	CADCSRA	CADEN	CADPOL	CADUB	CAD	AS[1:0]	CAD	SI[1:0]	CADSE	107
(0xE3)	CADAC3		CADAC[31:24]						110	
(0xE2)	CADAC2				CADA	C[23:16]				110
(0xE1)	CADAC1				CADA	AC[15:8]				110
(0xE0)	CADAC0		CADAC[7:0]					110		
(0xDF)	Reserved	-	-	-	-	-	=	=	_	
(0xDE)	Reserved	-	-	-	-	-	-	-	_	
(0xDD)	Reserved	_	_	_	_	_	_	_	_	
(0xDC)	Reserved	-	-	-	-	_	-	-	_	
(0xDB)	Reserved	_	_	_	_	-	_	_	_	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	
(0xD9)	Reserved	_	_	-	-	-	-	-	-	
(0xD8)	Reserved	-	-	-	-	-	-	-	-	
(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD6)	Reserved	-	-	-	-	-	-	-	-	
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	Reserved	-	_	-	-	-	_	-	-	
(0xD1)	BGCRR			1	BG0	CR[7:0]				119
(0xD0)	BGCCR	BGD	-				CC[5:0]			118
(0xCF)	Reserved	_	_	-	-	-	-	-	-	
(0xCE)	Reserved	-	-	-	-	_	-	-	-	
(0xCD)	Reserved	_	_	_	-	_	_	_	-	
(0xCC)	Reserved	-	-	-	-	_	-	-	-	
(0xCB)	Reserved	-	-	-	-	_	-		-	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-		-	-	_	-	-	-	40.5
(0xC8)	ROCR	ROCS	-	-	-	-	-	ROCWIF	ROCWIE	123
(0xC7)	Reserved	_	_	-	-	-	-	-	-	
(0xC6)	Reserved	-	-	-	-	-	-		-	
(0xC5)	Reserved	-	-	-	-	-	-	-	-	
(0xC4)	Reserved	_	_	-	-	-	-	-	-	
(0xC3)	Reserved	_	_	_	-	_	_	_	-	
(0xC2)	Reserved	-	-	-	-	-	-		-	
(0xC1)	Reserved	-	-	-	-	-	-	-	-	
(0xC0)	Reserved	_	_	_	-	-	_	_	-	

# ATmega8HVA/16HVA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved		_	_	-	_	_	_	-	
(0xBE)	Reserved	_	_	_	_	_	_	_	_	
(0xBD)	Reserved	_	_	_	_	_	_	_	_	
(0xBC)	Reserved	_	_	_	_	_	_	_	_	
(0xBB)	Reserved	_	_	_	_	_	_	_	_	
(0xBA)	Reserved		_	_	_	_	_	_	_	
		_			_	_			_	
(0xB9)	Reserved		-	-			-	_		
(0xB8)	Reserved	-	-	-	-	-	_	_	-	
(0xB7)	Reserved	_		-	-	-	-	-	-	
(0xB6)	Reserved	_	-	_	_	-	_	-	-	
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	_	-	-	-	-	-	_	-	
(0xB3)	Reserved	-	_	-	-	-	_	-	_	
(0xB2)	Reserved	-	-	-	-	-	-	-	-	
(0xB1)	Reserved	-	_	_	_	_	_	_	_	
(0xB0)	Reserved	_	_	_	_	_	_	_	_	
(0xAF)	Reserved	_	_	_	_	_	_	_	_	
(0xAE)	Reserved	_	_	_	_	_	_	_	_	
									-	
(0xAD)	Reserved	-	-	-	-	-	-	-	_	
(0xAC)	Reserved	_	-	-	-	-	_	_	_	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	=	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	·
(0xA6)	Reserved	_	_	_	_	_	_	_	_	
(0xA5)	Reserved	_	_	_	_	_	_	_	_	
(0xA4)	Reserved	_	_	_	_	_	_	_	_	
(0xA3)	Reserved	_	_	_	_	_	_	_	_	
		_	_	_	_	_	_	_	_	
(0xA2)	Reserved									
(0xA1)	Reserved	_	-	-	-	-	-	_	-	
(0xA0)	Reserved	_	-	-	-	-	-	-	-	
(0x9F)	Reserved	_	-	_	_	_	_	_	-	
(0x9E)	Reserved	_	-	-	-	-	_	-	-	
(0x9D)	Reserved	_	_	-	-	-	_	_	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	=	_	-	-	-	-	-	-	
(0x99)	Reserved	_	_	_	_	_	_	_	_	
(0x98)	Reserved	_	_	_	_	_	_	_	_	
(0x97)	Reserved	_	_	_	_	_	_	_	_	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	_	-	-	-	_	-	-	-	
(0x94)	Reserved	_	-	-	-	_	_	_	-	
(0x93)	Reserved	_	_	-	_	_	-	_	_	
(0x92)	Reserved	_	-	-	-	-	_	-	-	
(0x91)	Reserved	=	-	-	-	-	-	=	=	
(0x90)	Reserved	-	_	-	-	_	_	-	-	
(0x8F)	Reserved	_	_	_	_	_	_	_	_	
(0x8E)	Reserved	_	_	-	_	_	_	_	_	
(0x8D)	Reserved	_	_	_	_	_	_	_	_	
(0x8C)	Reserved	-	-	-	-	-	-	_	-	
(0x8B)	Reserved	-	-	-	-	-	-	_	-	
(0x8A)	Reserved	_	-					-	-	
(0x89)	OCR1B		Timer/Counter1 – Output Compare Register B							92
(0x88)	OCR1A			Time	r/Counter1 – Ou	put Compare Rec	gister A			91
(0x87)	Reserved	-	-	-	-	-	-	-	-	
(0x86)	Reserved	_	-	-	-	-	_	-	-	
(0x85)	TCNT1H		•		Timer/Counter	1 (8 Bit) High Byte	9			91
(0x84)	TCNT1L					1 (8 Bit) Low Byte				91
(0x83)	Reserved	_	_	_	-	- Low Byte	,   _	_	_	<u>.</u>
(000)	Reserved		_	_	_	_	_	_	_	
(U^82)					1					70
(0x82)		_	_	_	_	_	CS12	CS11	CS10	76
(0x81)	TCCR1B			101101	10504	1004			MONTE	
	TCCR1B TCCR1A Reserved	TCW1	ICEN1	ICNC1	ICES1	ICS1	-	-	WGM10	90





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	Dit 7	Dit 0	Dit 3	Dit 4	Dit 3	DIL Z	Dit i	- Dit 0	rage
(0x7C)	VADMUX	_		_		_	VADN	MUX[3:0]	_	114
(0x7B)	Reserved	_	_	_	_	-	-		_	
(0x7A)	VADCSR	_	_	_	-	VADEN	VADSC	VADCCIF	VADCCIE	114
(0x79)	VADCH	-	-	-	-		VADC Data R	egister High byte	•	115
(0x78)	VADCL			-	VADC Data R	egister Low byte				115
(0x77)	Reserved	_	_	_	-	-	ı	_	_	
(0x76)	Reserved	-	-	_	_	-	-	-	-	
(0x75)	Reserved	-	-	_	-	-	-	-	-	
(0x74)	Reserved	-	_	_	_	-	_	-	-	
(0x73)	Reserved	-	_	_	-	-	_	-	-	
(0x72) (0x71)	Reserved Reserved	-	-	_	-	-	-	-	_	
(0x71) (0x70)	Reserved	_	_	_	_	_		_	_	
(0x6F)	TIMSK1	_	_	_	_	ICIE1	OCIE1B	OCIE1A	TOIE1	92
(0x6E)	TIMSK0	_	_	_	_	ICIE0	OCIE0B	OCIE0A	TOIE0	92
(0x6D)	Reserved	_	-	-	-	-	-	-	-	
(0x6C)	Reserved	_	-	-	-	-	-	_	_	
(0x6B)	Reserved	=	-	=	-	-	=	-	-	
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	-	-	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	56
(0x68)	Reserved	-	-	-	-	-	-	-	-	
(0x67)	Reserved	-	-	-		-	-	-	-	0-
(0x66)	FOSCCAL	_	_		Fast Oscillator C	Calibration Registe	er —	_	_	30
(0x65) (0x64)	Reserved PRR0	_	_	PRVRM	_	PRSPI	PRTIM1	PRTIM0	PRVADC	39
(0x64) (0x63)	Reserved	_	_	- FRVRIVI	_		FRIIVII	- FKTIIVIO	- PRVADC	39
(0x62)	Reserved	_	_	_	_	_		_	_	
(0x61)	CLKPR	CLKPCE	-	_	_	_	_	CLKPS1	CLKPS0	31
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	49
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	9
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	12
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C)	Reserved	-	-	_	-	-	_	-	-	
0x3B (0x5B)	Reserved	-	-	_	-	-	-	-	-	
0x3A (0x5A)	Reserved	-	-	_	-	-	_	-	-	
0x39 (0x59)	Reserved	_	-	_	-	-	-	-	-	
0x38 (0x58) 0x37 (0x57)	Reserved SPMCSR	_	_	- SIGRD	- CTPB	- RFLB	PGWRT	PGERS	- SPMEN	147
0x36 (0x56)	Reserved	_	_	- SIGND	- CIFB	- KFLB	- FGWK1	-	- SFINEN	147
0x35 (0x55)	MCUCR	_	_	CKOE	PUD	_	_	_	_	73/31
0x34 (0x54)	MCUSR	_	_	_	OCDRF	WDRF	BODRF	EXTRF	PORF	49
0x33 (0x53)	SMCR	_	_	_	-		SM[2:0]		SE	39
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
0x31 (0x51)	DWDR				debugWIRE	Data Register				140
0x30 (0x50)	Reserved	-	_	_	-	-	-	_	_	
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	
0x2E (0x4E)	SPDR	ļ	1			a Register				103
0x2D (0x4D)	SPSR	SPIF	WCOL	-	- NOTE	-	-	-	SPI2X	102
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	101
0x2B (0x4B)	GPIOR2					se I/O Register 2				23
0x2A (0x4A) 0x29 (0x49)	GPIOR1 OCR0B			Ti⊷		out Compare Reg	ster R			23 92
0x29 (0x49) 0x28 (0x48)	OCR0B OCR0A					out Compare Reg				92
0x28 (0x48) 0x27 (0x47)	TCNT0H			1111		0 (8 Bit) High Byte				91
0x26 (0x46)	TCNT0L					0 (8 Bit) Low Byte				91
0x25 (0x45)	TCCR0B	-	-	-	-	_	CS02	CS01	CS00	76
0x24 (0x44)	TCCR0A	TCW0	ICEN0	ICNC0	ICES0	ICS0	1	-	WGM00	90
0x23 (0x43)	GTCCR	TSM	-	=	-	-	=	-	PSRSYNC	
0x22 (0x42)	Reserved	_	_	-	-	-	-	_	-	
0x21 (0x41)	EEAR					s Register Low By	/te			19
0x20 (0x40)	EEDR		i	i		Data Register	-	i		19
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	19
0x1E (0x3E)	GPIOR0				General Purpo	se I/O Register 0	INTO	15.77	INITO	23
0x1D (0x3D)	EIMSK	-	_	_	=	-	INT2	INT1	INTO	57
0x1C (0x3C)	EIFR	_	_	-	-	-	INTF2	INTF1	INTF0	57

# ATmega8HVA/16HVA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	Reserved	-	-	-		-	-	-	-	
0x1A (0x3A)	Reserved	-	-	=	-	=	=	-	=	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	OSICSR	-	-	=	OSISEL0	-	=	OSIST	OSIEN	32
0x16 (0x36)	TIFR1	-	-	-	_	ICF1	OCF1B	OCF1A	TOV1	93
0x15 (0x35)	TIFR0	-	-	-	-	ICF0	OCF0B	OCF0A	TOV0	93
0x14 (0x34)	Reserved	-	-	_	_	_	-	-	_	
0x13 (0x33)	Reserved	_	_	_	_	_	-	-	_	
0x12 (0x32)	Reserved	-	-	-	_	-	-	-	_	
0x11 (0x31)	Reserved	-	-	_	_	_	-	-	_	
0x10 (0x30)	Reserved	-	-	-	_	-	-	-	_	
0x0F (0x2F)	Reserved	-	-	-	_	-	-	-	_	
0x0E (0x2E)	Reserved	-	-	_	_	_	-	-	_	
0x0D (0x2D)	Reserved	-	-	-	_	-	-	-	_	
0x0C (0x2C)	Reserved	-	-	-	_	-	-	-	_	
0x0B (0x2B)	Reserved	-	-	_	_	_	-	-	_	
0x0A (0x2A)	Reserved	-	-	-	-	-	-	-	-	
0x09 (0x29)	Reserved	-	-	-	-	-	-	-	-	
0x08 (0x28)	PORTC	-	-	=	-	=	=	-	PORTC0	62
0x07 (0x27)	Reserved	-	-	-	_	-	-	-	_	
0x06 (0x26)	PINC	-	-	-	-	-	-	-	PINC0	62
0x05 (0x25)	PORTB	-	-	-	-	PORTB3	PORTB2	PORTB1	PORTB0	73
0x04 (0x24)	DDRB	-	-	-	_	DDB3	DDB2	DDB1	DDB0	73
0x03 (0x23)	PINB	-	-	-	-	PINB3	PINB2	PINB1	PINB0	73
0x02 (0x22)	PORTA	-	-	-	-	-	-	PORTA1	PORTA0	73
0x01 (0x21)	DDRA	-	-	-	_	-	-	DDA1	DDA0	73
0x00 (0x20)	PINA	-	-	-	-	-	-	PINA1	PINA0	73

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega8HVA/16HVA is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





# 7. Instruction Set Summary

ADC R ADIW R SUB R SUBI R SUBI R SBC R SBCI R SBIW R AND R ANDI R OR R ORI R EOR R COM R NEG R INC R I	Rd, Rr Rd, Rr Rd, Kr Rd, Kr Rd, K Rd, Rr Rd, R	Add two Registers  Add with Carry two Registers  Add Immediate to Word  Subtract two Registers  Subtract Constant from Register  Subtract with Carry two Registers  Subtract with Carry Constant from Reg.  Subtract Immediate from Word  Logical AND Registers  Logical AND Register and Constant  Logical OR Registers  Logical OR Registers  Logical OR Registers  Cone's Complement  Two's Complement  Set Bit(s) in Register	$Rd \leftarrow Rd + Rr$ $Rd \leftarrow Rd + Rr + C$ $Rdh:Rdl \leftarrow Rdh:Rdl + K$ $Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \cdot K - C$ $Rd \leftarrow Rd \cdot Rr$ $Rd \leftarrow Rd \cdot Rr$ $Rd \leftarrow Rd \cdot K$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ADD R ADC R ADC R ADC R ADIW R SUB R SUB R SUBI R SBC R SBC R SBW R AND R ANDI R OR R ORI R EOR R COM R COM R COM R COM R COM R T COM R T COM R R R R R R R R R R R R MUL R R R R R R R R R R R R R R R R R R R	Rd, Rr Rd, Rr Rd, Kr Rd, Kr Rd, K Rd, Rr Rd, R	Add two Registers  Add with Carry two Registers  Add Immediate to Word  Subtract two Registers  Subtract Constant from Register  Subtract with Carry two Registers  Subtract with Carry Constant from Reg.  Subtract Immediate from Word  Logical AND Registers  Logical AND Register and Constant  Logical OR Registers  Logical OR Registers  Logical OR Registers  Cone's Complement  Two's Complement  Set Bit(s) in Register	$Rd \leftarrow Rd + Rr + C$ $Rdh:Rdl \leftarrow Rdh:Rdl + K$ $Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K - C$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \circ K$	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	1 2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1
ADC R ADIW R SUB R SUB R SUBI R SBC R SBCI R SBIW R AND R ANDI R OR R ORI R EOR R COM R NEG R COM R INC R IN	Rd, Rr Rdl, K Rd, Rr Rd, K Rd, Rr Rd, K Rdl, K Rdl, K Rd, Rr	Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Registers Cone's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd + Rr + C$ $Rdh:Rdl \leftarrow Rdh:Rdl + K$ $Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - K - C$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \circ K$	Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	1 2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1
ADIW R SUB R SUBI R SUBI R SBC R SBCI R SBIW R AND R ANDI R OR R ORI R EOR R COM R COM R INC R I	Rdl,K Rd, Rr Rd, K Rd, Rr Rd, K Rd, Rr Rd, R Rd	Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Registers Cone's Complement Two's Complement Set Bit(s) in Register	$Rdh:Rdl \leftarrow Rdh:Rdl + K$ $Rd \leftarrow Rd - Rr$ $Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - Rr - C$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \circ R$ $Rd \leftarrow Rd \circ K$	Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 1 2 1 1 1
SUBI         R           SBC         R           SBCI         R           SBIW         R           AND         R           ANDI         R           OR         R           ORI         R           COM         R           NEG         R           SBR         R           INC         R           DEC         R           TST         R           CLR         R           MUL         R	Rd, K Rd, Rr Rd, K Rd, K Rd, Rr Rd, Rd R	Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Registers Cone's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - Rr - C$ $Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \circ K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor R$ $Rd \leftarrow Rd \lor R$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor R$ $Rd \leftarrow Rd \lor R$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1 2 1 1 1 1
SBC         R           SBCI         R           SBIW         R           AND         R           ANDI         R           OR         R           ORI         R           EOR         R           COM         R           NEG         R           SBR         R           INC         R           DEC         R           TST         R           CLR         R           MUL         R	Rd, Rr Rd, K Rd, K Rd, K Rd, Rr Rd, K Rd, Rr Rd, K Rd, Rr Rd, K Rd, Rr Rd Rd, Rr Rd Rd,K	Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd - Rr - C$ $Rd \leftarrow Rd - K - C$ $Rdh:RdI \leftarrow Rdh:RdI - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \circ K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor R$ $Rd \leftarrow Rd \lor R$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor R$ $Rd \leftarrow Rd \lor R$	Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	1 1 2 1 1 1
SBCI         R           SBIW         R           AND         R           ANDI         R           OR         R           ORI         R           EOR         R           COM         R           NEG         R           SBR         R           INC         R           INC         R           TST         R           CLR         R           MUL         R	Rd, K Rdl, K Rd, Rr Rd, Rr Rd, Rr Rd, K Rd, Rr Rd, K Rd, Rr Rd, Rr Rd Rd, K	Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$\begin{split} Rd \leftarrow Rd - K - C \\ Rdh: Rdl \leftarrow Rdh: Rdl - K \\ Rd \leftarrow Rd \bullet Rr \\ Rd \leftarrow Rd \bullet K \\ Rd \leftarrow Rd \circ K \\ Rd \leftarrow Rd \vee K \\ Rd \leftarrow Rd \oplus Rr \\ Rd \leftarrow 0xFF - Rd \end{split}$	Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	1 2 1 1 1 1
SBIW         R           AND         R           ANDI         R           OR         R           ORI         R           EOR         R           COM         R           NEG         R           SBR         R           CBR         R           INC         R           DEC         R           TST         R           CLR         R           MUL         R	Rdl,K Rd, Rr Rd, Rr Rd, K Rd, Rr Rd, K Rd, Rr Rd, Rr Rd Rd Rd Rd Rd Rd Rd Rd,K Rd,K Rd,K	Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$Rdh:Rdl \leftarrow Rdh:Rdl - K$ $Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \circ K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd ⊕ Rr$ $Rd \leftarrow 0xFF - Rd$	Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V	2 1 1 1 1
AND R ANDI R ANDI R OR R ORI R EOR R COM R NEG R SBR R CBR R INC R TST R CLR R SER R MUL R	Rd, Rr Rd, K Rd, K Rd, K Rd, Rr Rd, Rr Rd Rd Rd Rd Rd Rd Rd Rd Rd,K Rd,K	Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd \bullet Rr$ $Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow 0xFF - Rd$	Z,N,V Z,N,V Z,N,V Z,N,V	1 1 1
ANDI R OR R ORI R EOR R COM R NEG R SBR R CBR R INC R TST R CLR R MUL R	Rd, K Rd, Rr Rd, K Rd, Rr Rd, Rr Rd Rd Rd Rd Rd Rd Rd,K Rd,K Rd,K	Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$	Z,N,V Z,N,V Z,N,V	1 1 1
OR         R           ORI         R           EOR         R           COM         R           NEG         R           SBR         R           INC         R           INC         R           DEC         R           TST         R           CLR         R           MUL         R	Rd, Rr Rd, K Rd, Rr Rd Rd Rd,K Rd,K	Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd \lor Rr$ $Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$	Z,N,V Z,N,V	1
ORI R EOR R COM R NEG R SBR R CBR R INC R DEC R TST R CLR R SER R	Rd, K Rd, Rr Rd Rd Rd,K Rd,K	Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$ $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$	Z,N,V	1
EOR         R           COM         R           NEG         R           SBR         R           CBR         R           INC         R           DEC         R           TST         R           CLR         R           MUL         R	Rd, Rr Rd Rd Rd,K Rd,K	Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register	$Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow 0xFF - Rd$		1
COM         R           NEG         R           SBR         R           CBR         R           INC         R           DEC         R           TST         R           CLR         R           SER         R           MUL         R	Rd Rd Rd,K Rd,K	One's Complement Two's Complement Set Bit(s) in Register	Rd ← 0xFF – Rd	Z,N,V	
NEG         R           SBR         R           CBR         R           INC         R           DEC         R           TST         R           CLR         R           SER         R           MUL         R	Rd Rd,K Rd,K Rd	Two's Complement Set Bit(s) in Register			1
SBR         R           CBR         R           INC         R           DEC         R           TST         R           CLR         R           SER         R           MUL         R	Rd,K Rd,K Rd	Set Bit(s) in Register	P4 ( 0v00 P4	Z,C,N,V	1
CBR         R           INC         R           DEC         R           TST         R           CLR         R           SER         R           MUL         R	Rd,K Rd		$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
INC	Rd	OL BY/AL BUTT	$Rd \leftarrow Rd \vee K$	Z,N,V	1
DEC         R           TST         R           CLR         R           SER         R           MUL         R		Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
TST         R           CLR         R           SER         R           MUL         R	Pd	Increment	Rd ← Rd + 1	Z,N,V	1
CLR R SER R MUL R	Nu	Decrement	Rd ← Rd – 1	Z,N,V	1
SER R MUL R	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
MUL R	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
	Rd	Set Register	Rd ← 0xFF	None	1
	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS R	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU R	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL R	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU R	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCTION	NS				
RJMP k		Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP <sup>(1)</sup> k	k	Direct Jump	PC ← k	None	3
RCALL k	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL <sup>(1)</sup> k	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE R	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
† · ·	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if T Flag Set	if (T = 1) then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if T Flag Cleared	if $(T = 1)$ then $PC \leftarrow PC + k + 1$ if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
1		Branch if Plag Cleared  Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$ if $(V = 1)$ then $PC \leftarrow PC + k + 1$		1/2
ע אונט אינט א	k k	Branch if Overflow Flag is Set  Branch if Overflow Flag is Cleared	if $(V = 1)$ then $PC \leftarrow PC + k + 1$ if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2

# ATmega8HVA/16HVA

# 7. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if ( I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				_
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30) ← Rd(74), Rd(74) ← Rd(30)	None OPEO(-)	1 1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BST	s Rr, b	Flag Clear  Bit Store from Register to T	$SREG(s) \leftarrow 0$ $T \leftarrow Rr(b)$	SREG(s)	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	IXU, D	Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z←1	Z	1
CLZ		Clear Zero Flag	Z←0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	i	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	٧	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	NSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect and Post Inc.	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr Y, Rr	Store Indirect and Pre-Dec. Store Indirect	$X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$	None	2 2
ST	Y, Rr Y+, Rr	Store Indirect Store Indirect and Post-Inc.	$(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None None	2
ST	- Y, Rr	Store Indirect and Prost-Inc.  Store Indirect and Pre-Dec.	$(t) \leftarrow Rt, t \leftarrow t + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y+q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect Store Indirect	(T + q) ← RI (Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow R$ $(Z) $	None	2
ST	-Z, Rr	Store Indirect and Post-Inc.  Store Indirect and Pre-Dec.	$(Z) \leftarrow RI, Z \leftarrow Z + I$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	K, IXI	Load Program Memory	$(K) \leftarrow KI$ $R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$R0 \leftarrow (Z)$ $Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	11U, 4T	Store Program Memory	$R0 \leftarrow (Z), Z \leftarrow Z+1$ (Z) $\leftarrow$ R1:R0	None	-
IN	Rd, P	In Port	(Z) ← RT:RU Rd ← P	None	1
	ivu, i	III I OIL	1.u ←1	140116	





# 7. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks					
OUT	P, Rr	Out Port P ← Rr		None	1					
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2					
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2					
MCU CONTROL INS	MCU CONTROL INSTRUCTIONS									
NOP		No Operation		None	1					
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1					
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1					
BREAK		Break	For On-chip Debug Only	None	N/A					

Note: 1. These instructions are only available in ATmega16HVA.

# 8. Ordering Information

# 8.1 ATmega8HVA

Speed (MHz)	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operation Range
1 - 4	1.9. 0.0\/	ATmega8HVA-4CKU	36CK1	-20 to +85°C
	1.8 - 9.0V	ATmega8HVA-4TU	28T	-20 to +85 C

Notes: 1. Pb-free packaging, complies with the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type							
36CK1	36-pad, (6.50 x 3.50 x 0.85 mm Body, 0.60 mm Pitch), Land Grid Array (LGA) Package.							
28T	28-lead (8 x 13.4 mm) Plastic Thin Small Outline Package, Type I (TSOP)							





# 8.2 ATmega16HVA


Speed (MHz)	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operation Range
1 - 4	1.8 - 9.0V	ATmega16HVA-4CKU	36CK1	-20 to +85°C
1 - 4	1.0 - 9.00	ATmega16HVA-4TU	28T	-20 to +65 C


Notes: 1. Pb-free packaging, complies with the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


	Package Type
36CK1	36-pad, (6.50 x 3.50 x 0.85 mm Body, 0.60 mm Pitch), Land Grid Array (LGA) Package.
28T	28-lead (8 x 13.4 mm) Plastic Thin Small Outline Package, Type I (TSOP)

# 9. Packaging Information

# 9.1 36CK1







**Bottom View** 

# **COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
D	6.40	6.50	6.60	
Е	3.40	3.50	3.60	
Α	0.59	0.66	0.73	
A1	0.17	0.21	0.25	
L	0.70 REF		2	
L1	0.35 REF			
b	0.35 REF			2
Øb	0.32	0.35	0.38	2
е	0.60 TYP			
e1	0.80 REF			
e2	0.55 REF			

Notes: 1. This drawing is for general information only.

2. Metal pad dimensions.

3.  $\bigcirc$  = > Dummy pad.


3/15/07

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkwa San Jose, CA 95131	* 1 <b>30UK 1</b> 30-P80 0 50 X 3 50 X 0 / 3 MM B00V	36CK1	D





### 9.2 28T



Notes:

- 1. This package conforms to JEDEC reference MO-183.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.90	1.00	1.05	
D	13.20	13.40	13.60	
D1	11.70	11.80	11.90	Note 2
Е	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	0.25 BASIC			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	0.55 BASIC			

12/06/02

2325 Orchard Parkway San Jose, CA 95131

TITLE
<b>28T</b> , 28-lead (8 x 13.4 mm) Plastic Thin Small Outline Package, Type I (TSOP)

DRAWING NO. REV.

# 10. Errata

# 10.1 ATmega8HVA

10.1.1 Rev. A

No known errata.

# 10.2 ATmega16HVA

10.2.1 Rev. A

No known errata.





# 11. Datasheet Revision History

# 11.1 Rev. 8024A - 04/08

1. Initial revision