
# Sipex Enbane

## SP232A/233A/310A/312A

# Enhanced RS-232 Line Drivers/Receivers

#### **FEATURES**

- Operates from Single +5V Power Supply
- Meets All RS-232F and ITU V.28 Specifications
- Operates with 0.1µF to 1µF Capacitors
- High Data Rate 120Kbps Under Load
- Low Power CMOS 3mA Operation (SP232A)
- No External Capacitors Required (SP233A)
- Low Power Shutdown (SP310A,SP312A)
- Enhanced ESD Protection (2kV Human Body Model)



Now Available in Lead Free Packaging

DESCRIPTION

The **SP232A/233A/310A/312A** devices are a family of line driver and receiver pairs that meet the specifications of RS-232 and V.28 serial protocols. These devices are pin-to-pin compatible with popular industry standards. As with the initial versions, the **SP232A/233A/310A/312A** devices feature at least 120Kbps data rate under load,  $0.1\mu F$  charge pump capacitors, and overall ruggedness for commercial applications. This family also features **Sipex's** BiCMOS design allowing low power operation without sacrificing performance. The series is available in plastic DIP and SOIC packages operating over the commercial and industrial temperature ranges.

#### **SELECTION TABLE**

	Number of RS232		No. of Receivers	No. of External			
Model	Drivers	Receivers	Active in Shutdown	0.1μF Capacitors	Shutdown	WakeUp	TTL Tri-State
SP232A	2	2	N//A	4	No	No	No
SP233A	2	2	N/A	0	No	No	No
SP310A	2	2	0	4	Yes	No	Yes
SP312A	2	2	2	4	Yes	Yes	Yes

#### ABSOLUTE MAXIMUM RATINGS

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

	01/
V	+6V
V <sup>+</sup>	(Vcc-0.3V) to +11.0V
V	-11.0V
Input Voltages	
T.	-0.3 to (Vcc +0.3V)
IN	201/

Output Voltages	
T <sub>OUT</sub>	
	-0.3V to (Vcc +0.3V)
Short Circuit Duration	
T <sub>out</sub>	Continuous
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	

### \_ ELECTRICAL CHARACTERISTICS

 $V_{\text{CC}}$ =+5V±10%; 0.1µF charge pump capacitors;  $T_{\text{MIN}}$ to  $T_{\text{MAX}}$  unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TTL INPUT					
Logic Threshold					
LOW			0.8	Volts	$T_{N}$ ; $E\overline{N}$ , $S\overline{D}$
HIGH	2.0			Volts	$T_{in}$ ; $\overline{EN}$ , $\overline{SD}$
Logic Pull-Up Current		15	200	μΑ	T <sub>IN</sub> = ZeroV
TTL OUTPUT				ţ ·	IN
TTL/CMOS Output					
Voltage, Low			0.4	Volts	$I_{OUT} = 3.2 \text{mA}$ ; $Vcc = +5V$
Voltage, High	3.5		0.4	Volts	I <sub>OUT</sub> = -1.0mA
Leakage Current; T <sub>4</sub> = +25 °	0.5	0.05	±10	μΑ	EN= V <sub>CC</sub> , ZeroV≤V <sub>OUT</sub> ≤V <sub>CC</sub>
Leakage Current, 1 <sub>A</sub> = +25		0.05	±10	μΑ	SP310A and SP312A only
RS-232 OUTPUT					Of OTOA and Of OTZA only
	_			\/alta	All transmitter entry to lead a
Output Voltage Swing	±5	±6		Volts	All transmitter outputs loade
Output Posistanos	300			Ohma	with 3kΩto Ground
Output Resistance	300	40		Ohms	V <sub>CC</sub> = ZeroV; V <sub>OUT</sub> = ±2V
Output Short Circuit Current	400	±18		mA	Infinite duration
Maximum Data Rate	120	240		Kbps	$_{\rm L}$
RS-232 INPUT					
Voltage Range	-30		+30	Volts	
Voltage Threshold					\ -\ -\ -\
LOW	0.8	1.2	0.4	Volts	$V_{CC} = 5V, T_A = +25 °C$ $V_{CC} = 5V, T_A = +25 °C$
HIGH	0.0	1.7	2.4	Volts	V <sub>CC</sub> = 5V, T <sub>A</sub> = +25 °C
Hysteresis Resistance	0.2	0.5	1.0 7	Volts kΩ	$V_{CC}^{CC} = 5V, T_A^{A} = +25 °C$ $T_A = +25 °C, -15V \le V_{IN} \le +15V$
	_	- 3	1	N52	1 <sub>A</sub> = +25 C, -15V SV <sub>IN</sub> S+15V
DYNAMIC CHARACTERISTI	CS				TTI
Driver Propagation Delay		1.5	3.0	μS	TTL to RS-232; $C_L = 50pF$
Receiver Propagation Delay Instantaneous Slew Rate		0.1	1.0	μ\$	RS-232 to TTL
instantaneous Siew Rate			30	V/μs	$C_L = 10pF, R_L = 3-7k\Omega;$ $T_A = +25 °C$
Transition Region Slew Rate		10		V/μs	$C_1 = 2500 \text{pF}, R_1 = 3 \text{k}\Omega;$
Transition negion Siew hate		10		ν/μδ	measured from +3V to -3V
					or -3V to +3V
Output Enable Time		400		ns	SP310A and SP312A only
Output Disable Time		250		ns l	SP310A and SP312A only
POWER REQUIREMENTS					
V <sub>cc</sub> Power Supply Current					
00		3	5	mA	No load, $T_A = +25^{\circ}C$ ; $V_{CC} = 5V$
SP232A SP233A, SP310A, SP312A		10	15	mA	No load, $T_A = +25^{\circ}\text{C}$ ; $V_{CC} = 5\text{V}$
V <sub>cc</sub> Supply Current,Loaded		'0	13	"'^	, A , UC
00		15		mA	All transmitters $R_1 = 3k \Omega$ ;
SP232A				''''	$T_A = +25 ^{\circ}\text{C}$
SP233A, SP310A, SP312A		25		mA	All transmitters $R_i = 3k \Omega$ ;
5. 2007, 51 0107, 51 012A				""	$T_{\Delta} = +25 ^{\circ}\text{C}$
Shutdown Supply Current					Α 2
SP310A,SP312A			10	μΑ	$V_{c} = 5V, T_{A} = +25 ^{\circ}C$
				,	/ A

#### PERFORMANCE CURVES

10 15 20 25 30

Load Current (mA)

Voltage (Volts)

8

20-PIN PLASTIC DIP

Load Current (mA)

Not 100% tested.


25

Temperature (°C)

70

#### **PINOUTS**

5.0



18 ON/OFF 18 SHUTDOWN  $T_2IN$ 20 R<sub>2</sub>OUT NC \* EN \* 1 17 17 Vcc  $T_1IN$ 19 R<sub>2</sub>IN C<sub>1+</sub> 2 Vcc C<sub>1+</sub> 2 16 GND 16 GND R₁OUT 3 18 T<sub>2</sub>OUT V+ 3 SP233ACP/AEP 15 T<sub>1</sub>OUT 15 T<sub>1</sub>OUT  $R_1 IN$ 4 17 V-**SP310A** T<sub>1</sub> OUT 5 C<sub>2+</sub> 5 14 R<sub>1</sub>IN C<sub>2+</sub> 5 14 R<sub>1</sub>IN 16 C<sub>2</sub>-GND 6 C2- 6 13 R<sub>1</sub>OUT C<sub>2</sub>- 6 13 R<sub>1</sub>OUT 15 C<sub>2</sub>+ V- 7 V- 7 12 12 T<sub>1</sub>IN  $V_{CC}$ 7 14 T<sub>1</sub>IN 8 13 C<sub>1</sub> -T<sub>2</sub>OUT 8 11 11 T<sub>2</sub>IN T<sub>2</sub>OUT 8  $C_1 +$ 10 R<sub>2</sub>OUT 10 R<sub>2</sub>OUT GND 9 12 R<sub>2</sub>IN 9 R<sub>2</sub>IN 9 C<sub>2</sub>-10

\* N.C. for SP310E\_A, EN for SP312E\_A

#### FEATURES...

The SP232A/233A/310A/312A devices are a family of line driver and receiver pairs that meet the specifications of RS-232 and V.28 serial protocols. The ESD tolerance has been improved on these devices to over ±2KV for the Human Body Model. These devices are pin-topin compatible with popular industry standards. The SP232A/233A/310A/312A devices feature 10V/µs slew rate, 120Kbps data rate under load, 0.1µF charge pump capacitors, overall ruggedness for commercial applications, and increased drive current for longer and more flexible cable configurations. This family also features Sipex's BiCMOS design allowing low power operation without sacrificing performance.

The **SP232A/233A/310A/312A** devices have internal charge pump voltage converters which allow them to operate from a single +5V supply. The charge pumps will operate with polarized or non-polarized capacitors ranging from 0.1 to µt and will generate the ±6V needed for the RS-232 output levels. Both meet all EIA RS-232F and ITU V.28 specifications.

The SP310A provides identical features as the SP232A with the addition of a single control line which simultaneously shuts down the internal DC/DC converter and puts all transmitter and receiver outputs into a high impedance state. The SP312A is identical to the SP310A with separate tri-state and shutdown control lines.

#### THEORY OF OPERATION

The SP232A, SP233A, SP310A and SP312A devices are made up of three basic circuit blocks – 1) a driver/transmitter, 2) a receiver and 3) a charge pump. Each block is described below.

#### Driver/Transmitter

The drivers are inverting transmitters, which accept TTL or CMOS inputs and output the RS-232 signals with an inverted sense relative to the input logic levels. Typically the RS-232output voltage swing is ±6V. Even under worst case loading conditions of 3kOhms and 2500pF, the output is guaranteed to be ±5V, which is consistent with the RS-232 standard specifications. The transmitter outputs are protected against infinite short-circuits to ground without degradation in reliability.




Figure 1. Typical Circuit using the SP2324.




Figure 2. Typical Circuits using the SP233ACP and SP233ACT


The instantaneous slew rate of the transmitter output is internally limited to a maximum of 30V/  $\mu s$  in order to meet the standards [EIA RS-232-F]. The transition region slew rate of these enhanced products is typically  $10V/\mu s$ . The smooth transition of the loaded output from  $V_{OL}$  to  $V_{OH}$  clearly meets the monotonicity requirements of the standard [EIA RS-232-F].

#### **Receivers**

The receivers convert RS-232 input signals to inverted TTL signals. Since the input is usually from a transmission line, where long cable lengths and system interference can degrade the signal, the

inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines.

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the  $\pm 3V$  RS-232 requirements. The receiver inputs are also protected against voltages up to  $\pm 25V$ . Should an input be left unconnected, a  $5K\Omega$  pulldown resistor to ground will commit the output of the receiver to a high state.






Figure 4. Charge Pump — Phase 1

In actual system applications, it is quite possible for signals to be applied to the receiver inputs before power is applied to the receiver circuitry. This occurs, for example, when a PC user attempts to print, only to realize the printer wasn't turned on. In this case an RS-232 signal from the PC will appear on the receiver input at the printer. When the printer power is turned on, the receiver will operate normally. All of these enhanced devices are fully protected.

#### Charge Pump

The charge pump is a **Sipex**–patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical power supplies. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

#### Phase 1

— V<sub>ss</sub> charge storage —During this phase of the clock cycle, the positive side of capacitors  $C_1$  and  $C_2$  are initially charged to +5V.  $C_1^+$  is then switched to ground and the charge in  $C_1^-$  is transferred to  $C_2^-$ . Since  $C_2^+$  is connected to +5V, the voltage potential across capacitor C<sub>2</sub> is now 10V.

#### Phase 2

— V<sub>ss</sub>transfer — Phase two of the clock connects the negative terminal of C<sub>2</sub> to the V<sub>SS</sub> storage capacitor and the positive terminal of  $C_2$ to ground, and transfers the generated -10V to C<sub>3</sub>. Simultaneously, the positive side of capacitor  $C_1$  is switched to +5V and the negative side is connected to ground.

#### Phase 3

— V<sub>DD</sub> charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C<sub>1</sub>produces –5V in the negative terminal of C<sub>1</sub>, which is applied to the negative side of capacitor  $C_2$ . Since  $C_2^+$  is at +5V, the voltage potential across  $C_2$  is a maximum of l0V.

#### Phase 4

— V<sub>DD</sub> transfer — The fourth phase of the clock connects the negative terminal of  $C_2$  to ground, and transfers the generated 10V across  $C_2$  to  $C_4$ , the V<sub>DD</sub> storage capacitor. Again, simultaneously with this, the positive side of capacitor  $C_1$  is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V<sup>+</sup> and V<sup>-</sup> are separately generated from V<sub>CC</sub>; in a no–load condition V<sup>+</sup> and V<sup>-</sup> will be symmetrical. Older charge pump approaches




Figure 5. Charge Pump — Phase 2




Figure 6. Charge Pump Waveforms

that generate  $V^-$  from  $V^+$  will show a decrease in the magnitude of  $V^-$  compared to  $V^+$  due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at greater than 15kHz. The external capacitors can be as low as  $0.1\mu F$  with a 10V breakdown voltage rating.

# Shutdown (SD) and Enable (EN) for the SP310A and SP312A

Both the **SP310A** and **SP312A** have a shutdown/ standby mode to conserve power in battery-powered systems. To activate the shutdown mode, which stops the operation of the charge pump, a logic "0" is applied to the appropriate control line. For the **SP310A**, this control line is ON/OFF (pin 18). Activating the shutdown mode also puts the




Figure 7. Charge Pump — Phase 3




Figure 8. Charge Pump — Phas B D COM / EXAMPLE Compration

**SP310A** transmitter and receiver outputs in a high impedance condition (tri-stated). The shutdown mode is controlled on the **SP312A** by a logic "0" on the <u>SHUTDOWN</u> controlline (pin 18); this also puts the transmitter outputs in a tri-state mode. The receiver outputs can be tri-stated separately during normal operation or shutdown by a logic "1" on the <u>ENABLE</u> line (pin 1).

#### Wake-Up Feature for the SP312A

The **SP312A** has a wake-up feature that keeps all the receivers in an enabled state when the device is in the shutdown mode. *Table 1* defines the truth table for the wake-up function.

With only the receivers activated, the **SP312A** typically draws less than  $5\mu A$  supply current. In the case of a modem interfaced to a computer in power down mode, the Ring Indicator (RI) signal from the modem would be used to "wake up" the computer, allowing it to accept data transmission.

After the ring indicator signal has propagated through the **SP312A** receiver, it can be used to trigger the power management circuitry of the computer to power up the microprocessor, and bring the  $\overline{SD}$  pin of the **SP312A** to a logic high, taking it out of the shutdown mode. The receiver propagation delay is typically 1 $\mu$ s. The enable time for V<sup>+</sup> and V<sup>-</sup> is typically 2ms. After V<sup>+</sup> and V<sup>-</sup> have settled to their final values, a signal can be sent back to the modem on the data terminal ready (DTR) pin signifying that the computer is ready to accept and transmit data.


SD	EN	Power Up/Down	Receiver Outputs
0	0	Down	Enable
0	1	Down	Tri–state
1	0	Up	Enable
1	1	Up	Tri–state


Table 1. Wake-up Function Truth Table.


#### Pin Strapping for the SP233ACT/ACP

The **SP233A** packaged in the 20–pin SOIC package (**SP233ACT**) has a slightly different pinout than the **SP233A** in PDIP packaging (**SP233ACP**). To operate properly, the following pairs of pins must be externally wired together:


Pins Wired			
Together	SOIC	PDIP	
Two V- Pins	10 & 17	12 & 17	
Two C2+ Pins	12 & 15	11 & 15	
Two C2- Pins	11 & 16	10 & 16	
	No Conne	ections for	
	Pins 8, 13, and 14		
	Connect Pins 6 and 9		
	to GND		









**PACKAGE: 20 PIN WSOIC** 




12



**PACKAGE: 18 PIN PDIP** 



**PACKAGE: 20 PIN PDIP** 



Part Number	Temperature Range	Topmark	Package
SP232ACN	0°C to +70°C	SP232ACN	16-pin NSOIC
		SP232ACN	
SP232ACP	0°C to +70°C	SP232ACP	16-pin PDIP
SP232ACT	0°C to +70°C	SP232ACT	16-pin WSOIC
SP232ACT/TR	0°C to +70°C	SP232ACT	16-pin WSOIC
SP232AEN	40°C to +85°C	SP232AEN	16-pin NSOIC
SP232AEN/TR	40°C to +85°C	SP232AEN	16-pin NSOIC
SP232AEP	40°C to +85°C	SP232AEP	16-pin PDIP
		SP232AET	
SP232AET/TR	40°C to +85°C	SP232AET	16-pin WSOIC
SP233ACP	0°C to +70°C	SP232ACP	20-nin PDIP
		SP233ACT	
		SP233ACT	
		SP232AEP	
		SP233AET	·
		SP233AET	
SP210ACP	0°C to +70°C	SP310ACP	10 pin BNID
		SP310ACT	•
		SP310ACT	- I
		SP310AEP	
		SP310AET	
		SP310AET	
OI OTOALI/TH		OTOALT	то рит жоото
SP312ACP	0°C to +70°C	SP312ACP	18-pin PDIP
		SP312ACT	
SP312ACT/TR	0°C to +70°C	SP312ACT	18-pin WSOIC
SP312AEP	40°C to +85°C	SP312AEP	18–pin PDIP
		SP312AET	
SP312AET/TR	40°C to +85°C	S <u>P</u> 312 <u>A</u> ET	18-pin WSOIC

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP312AEA/TR = standard; SP312AEA-L/TR = lead free.

/TR = Tape and Reel

Pack quantity is 1,500 for WSOIC and 2,500 for NSOIC.



Solved by Sipex...

Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035

TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume