

Rugged 20Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors

FEATURES

- 20Mbps Differential Transmission Rates
- 15kV ESD Tolerance for Analog I/Os
- Internal Transceiver Termination Resistors for V.11/V.35
- Interface Modes:
 - RS-232 (V.28)
- EIA-530 (V.10 & V.11)
- X.21 (V.11)
- EIA-530A (V.10 & V.11)
- RS-449/V.36 (V.10 & V.11)
- V.35
- Software Selectable Protocols with 3-Bit Word
- · Eight Drivers and Eight Receivers
- V.35/V.11 Receiver Termination Network Disable Option
- Internal Line or Digital Loopback Testing
- Adheres to NET1/NET2 and TBR-2 Requirements
 Secure Communication Terminals

Now Available in Lead Free Packaging

Refer to page 7 for pinout

- Easy Flow-Through Pinout
- +5V Only Operation
- Individual Driver/Receiver Enable/Disable Controls
- Operates in DTE or DCE Mode

APPLICATIONS

- Router
- Frame Relay
- CSU
- DSU
- PBX

DESCRIPTION

The SP508E is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP508E is fabricated using a low power BiCMOS process technology, and incorporates an Exar regulated charge pump allowing +5V only operation. Exar's patented charge pump provides a regulated output of ±5.8V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP508E requires no additional external components for compliant operation for all of the eight (8) modes of operation other than four capacitors used for the internal charge pump. All necessary termination is integrated within the SP508E and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP508E provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP508E include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP508E also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination can be switched off using a control pin (TERM OFF) for monitoring applications. All eight (8) drivers and receivers in the SP508E include separate enable pins for added convenience. The SP508E is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc}	+7V
Input Voltages:	
Logic	0.3V to (V _{cc} +0.5V)
Drivers	0.3V to (V _{cc} +0.5V)
Receivers	±15.5V
Output Voltages:	
Logic	0.3V to (V _{cc} +0.5V)
Drivers	7.5V to +12.5V
Receivers	0.3V to (V _{cc} +0.5V)
Storage Temperature	
Power Dissipation	1520mW
(derate 19.0mW/°C above +70°C)	
Package Derating:	
Ø _{JA}	52.7 °C/W
ø _{JC}	6.5 °C/W

STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

ELECTRICAL SPECIFICATIONS

 $T_A = -40$ °C to +85°C and $V_{CC} = +4.75$ V to +5.25V unless otherwise noted. Typical values are for $T_A = 25$ C and Vcc = 5V.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS					
V _{IL}	2.0		0.8	Volts Volts	
LOGIC OUTPUTS					
V _{OL} V _{OH}		2.4	0.4	Volts Volts	$I_{OUT} = -3.2 \text{mA}$ $I_{OUT} = 1.0 \text{mA}$
V.28 DRIVER					
DC Parameters					
Outputs Open Circuit Voltage Loaded Voltage Short-Circuit Current Power-Off Impedance AC Parameters	±5.0		±15 ±15 ±100	Volts Volts mA Ω	per Figure 1 per Figure 2 per Figure 4, V _{OUT} =0V per Figure 5
Outputs Transition Time Instantaneous Slew Rate Propagation Delay			1.5 30	μs V/μs	per Figure 6; +3V to -3V per Figure 3
t _{PHL} t _{PLH} Max.Transmission Rate	0.5 0.5 120	1 1 230	5 5	μs μs kbps	
V.28 RECEIVER					
DC Parameters Inputs Input Impedance Open-Circuit Bias HIGH Threshold LOW Threshold AC Parameters	3 0.8	1.7 1.2	7 +2.0 3.0	kΩ Volts Volts Volts	per Figure 7 per Figure 8
Propagation Delay t _{PHL} t _{PLH}	50 50	100 100	500 500	ns ns	

 $T_A = -40$ °C to +85°C and $V_{CC} = +4.75$ V to +5.25V unless otherwise noted. Typical values are for $T_A = 25$ C and Vcc = 5V

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
	IVIIIV.	1115.	IVIAA.	UNITS	CONDITIONS
V.28 RECEIVER (cont) AC Parameters (cont.)					
Max.Transmission Rate	120	235		kbps	
V.10 DRIVER DC Parameters					
Outputs					
Open Circuit Voltage	±4.0		±6.0	Volts	per Figure 9
Test-Terminated Voltage Short-Circuit Current	0.9V _{oc}		±150	Volts mA	per Figure 10 per Figure 11
Power-Off Current			±100	μA	per Figure 12
AC Parameters					
Outputs Transition Time			500	ns	per Figure 13; 10% to 90%
Propagation Delay					per rigare re, reve to cove
t _{PHL}	30 30	100 100	500 500	ns ns	
t _{PLH} Max.Transmission Rate	120	100	300	kbps	
V.10 RECEIVER					
DC Parameters					
Inputs Input Current	-3.25		+3.25	mA	per Figures 14 and 15
Input Impedance	4			kΩ	
Sensitivity AC Parameters			±0.3	Volts	
Propagation Delay					
t _{PHL}			500 500	ns ns	
t _{PLH} Max.Transmission Rate	120		300	kbps	
V.11 DRIVER				-	
<u>DC Parameters</u> Outputs					
Open Circuit Voltage			±6.0	Volts	per Figure 16
Test Terminated Voltage	±2.0		0.071/	Volts	per Figure 17
Balance	0.5V _{oc}		0.67V _{oc} ±0.4	Volts Volts	per Figure 17
Offset			+3.0	Volts	per Figure 17
Short-Circuit Current Power-Off Current			±150 ±100	mA μA	per Figure 18 per Figure 19
AC Parameters			100	μΛ	por riguio 10
Outputs Transition Time			10	ne	per Fig. 24 and 26: 400/ to 000/
Transition Time Propagation Delay			10	ns	per Fig. 21 and 36; 10% to 90% Using C, = 50pF;
t _{PHL}		30	85	ns	Using C _L = 50pF; per Figures 33 and 36
t _{PLH} Differential Skew		30 5	85 10	ns ns	per Figures 33 and 36 per Figures 33 and 36
$(t_{phi} - t_{plh})$			'0		po Igailoo do ana do
Max.Transmission Rate Channel to Channel Skew	20	2		Mbps ns	
Channel to Channel Skew				115	
V.11 RECEIVER DC Parameters					
Inputs					
Common Mode Range	-7		+7	Volts	
Sensitivity			±0.2	Volts	

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.11 RECEIVER (cont)					
DC Parameters (cont.)					
Input Current	-3.25		±3.25	mA	per Figure 20 and 22;
Current w/ 100Ω Termination			±60.75	mA	power on or off per Figure 23 and 24
Input Impedance	4		100.73	kΩ	per riguie 25 and 24
AC Parameters					
Propagation Delay t _{PHI}		30	85	ns	Using C _L = 50pF; per Figures 33 and 38
t _{niu}		30	85	ns	per Figures 33 and 38
Skew(İt _{phl} -t _{ph}) Max.Transmission Rate	00	5	10	ns	per Figure 33
Channel to Channel Skew	20	2		Mbps ns	
V.35 DRIVER					
DC Parameters					
Outputs Test Terminated Voltage	±0.44		±0.66	Volts	per Figure 25
Offset	10.44		±0.60	Volts	per Figure 25
Output Overshoot	-0.2V _{ST}		+0.2V _{ST}	Volts	per Figure 25; V _{ST = Steady State value} per Figure 27; Z _S = V ₂ /V ₁ x 50
Source Impedance Short-Circuit Impedance	50 135		150 165	Ω Ω	per Figure 27; $Z_s = V_2/V_1 \times 50$ per Figure 28
AC Parameters	155		103	32	per rigure 20
Outputs		_	00		F: 00 400/ 1 000/
Transition Time Propagation Delay		7	20	ns	per Figure 29; 10% to 90%
t _{PHL}		30	85	ns	per Figure 33 and 36; C ₁ = 20pF
t _{PLH}		30	85	ns	per Figure 33 and 36; C _L = 20pF
Differential Skew		5	10	ns	per Figure 33 and 36; C _L = 20pF
(t _{phl} -t _{plh}) Max.Transmission Rate	20	_		Mbps	
Channel to Channel Skew		2		ns	
V.35 RECEIVER DC Parameters					
Inputs					
Sensitivity	00	±50	<u>+</u> 200	mV	7 - 7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
Source Impedance Short-Circuit Impedance	90 135		110 165	Ω Ω	per Figure 30; $Z_s = V_2/V_1 \times 50\Omega$ per Figure 31
AC Parameters					F
Propagation Delay		30	85	20	nor Figure 22 and 28: C = 20nE
t _{PHL}		30	85	ns ns	per Figure 33 and 38; C _L = 20pF per Figure 33 and 38; C _L = 20pF
Skew(t _{ohl} -t _{plh})		5	10	ns	per Figure 33; C _L = 20pF
Max.Transmission Rate Channel to Channel Skew	20	2		Mbps ns	
TRANSCEIVER LEAKAGE CU	JRRENT			110	
Driver Output 3-State Current		500		μΑ	per Figure 32; Drivers disabled
Rcvr Output 3-State Current		1	10	μA	$T_x & R_x$ disabled, 0.4V - V_0 - 2.4V
POWER REQUIREMENTS					
V _{CC} (Chutdawa Mada)	4.75	5.00	5.25	Volts	All I walves are with \/ = 15\/
I _{cc} (Shutdown Mode) (V.28/RS-232)		200 95		μA mA	All I_{CC} values are with $V_{CC} = +5V$ $f_{IN} = 120$ kbps; Drivers active & loaded
(V.11/RS-422)		230		mA	f _{IN} = 10Mbps; Drivers active & loaded
(EIA-530 & RS-449)		270 170		mΑ mΔ	f _{IN} = 10Mbps; Drivers active & loade V.35 @ f _{IN} = 10Mbps, V.28 @ 20kbps
(V.35) (EIA-530A)		170 200		mA mA	$f_{IN} = 10$ Mbps; V.26 @ 20kbps $f_{IN} = 10$ Mbps; Drivers active & loaded
,					


 $T_A = -40^{\circ}$ C to +85°C and $V_{CC} = +4.75$ V to +5.25V unless otherwise noted. Typical values are for $T_A = 25$ C and Vcc = 5V.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER DELAYTIME BETWE	EN ACT	VE MOD	E AND	RI-STATI	MODE
RS-232/V.28					
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.11	5.0	μs	$C_L = 100 pF, Fig. 34 & 40; S_2 closed$
t _{PZH} ; Tri-state to Output HIGH		0.11	2.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state t _{PHZ} ; Output HIGH to Tri-state		0.05 0.05	2.0 2.0	μs μs	$C_1 = 100 \text{pF}, \text{ Fig. 34 & 40; S}_2^2 \text{ closed}$ $C_1 = 100 \text{pF}, \text{ Fig. 34 & 40; S}_2^2 \text{ closed}$
RS-423/V.10		0.00	2.0	μο	C _L = 100β1, 1 lg. 34 & 40, 0 ₂ 010304
t _{p71} ; Tri-state to Output LOW		0.07	2.0	μs	C, = 100pF, Fig. 34 & 40; S ₃ closed
t _{PZH} ; Tri-state to Output HIGH		0.05	2.0	μs	C ₁ = 100pF, Fig. 34 & 40; S ₂ closed
t _{n, z} ; Output LOW to Tri-state		0.55	2.0	μs	C ₁ = 100pF, Fig. 34 & 40; S ₂ closed
t _{PHZ} ; Output HIGH to Tri-state		0.12	2.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
RS-422/V.11					
t _{PZL} ; Tri-state to Output LICH		0.04 0.05	10.0 2.0	μs	C ₁ = 100pF, Fig. 34 & 37; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.03	2.0	μs μs	C _L = 100pF, Fig. 34 & 37; S ₂ closed C _L = 15pF, Fig. 34 & 37; S ₁ closed
t _{PLZ} ; Output LOW to Tri-state t _{PHZ} ; Output HIGH to Tri-state		0.11	2.0	μs	C ₁ = 15pF, Fig. 34 & 37; S ₂ closed
V.35					
t _{p71} ; Tri-state to Output LOW		0.85	10.0	μs	C ₁ = 100pF, Fig. 34 & 37; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.36	2.0	μs	C _L = 100pF, Fig. 34 & 37; S ₂ closed
t _{PLZ} , Output LOW to Tri-state t _{pHZ} , Output HIGH to Tri-state		0.06 0.05	2.0 2.0	μs	C ₁ = 15pF, Fig. 34 & 37; S ₁ closed C ₁ = 15pF, Fig. 34 & 37; S ₂ closed
RECEIVER DELAY TIME BET	MEENIA			μs ID TDI ST	
	VVEENA	CIIVEIVI	ODE AN	וט ואו טו	ATE MODE
RS-232/V.28 t : Tri-state to Output LOW		0.05	2.0	μs	C, = 100pF, Fig. 35 & 40; S, closed
t _{name} : Tri-state to Output HIGH		0.05	2.0	μs	C ₁ = 100pF, Fig. 35 & 40; S ₂ closed
t _{PL7} ; Output LOW to Tri-state		0.65	2.0	μs	C = 100pF, Fig. 35 & 40; S closed
t _{pzL} ; Tri-state to Output LOW t _{pzH} ; Tri-state to Output HIGH t _{pLZ} ; Output LOW to Tri-state t _{pHZ} ; Output HIGH to Tri-state		0.65	2.0	μs	C _L = 100pF, Fig. 35 & 40; S ₂ closed
RS-423/V.10					
t _{pzL} ; Tri-state to Output LOW		0.04	2.0	μs	C _L = 100pF, Fig. 35 & 40; S ₁ closed
t _{PZH} , Tri-state to Output HIGH t _{PLZ} , Output LOW to Tri-state		0.03 0.03	2.0 2.0	μs μs	C _L = 100pF, Fig. 35 & 40; S ₂ closed C ₁ = 100pF, Fig. 35 & 40; S ₁ closed
t _{PLZ} ; Output EOW to Tri-state		0.03	2.0	μs μs	C ₁ = 100pF, Fig. 35 & 40, S ₂ closed
PHZ'					

OTHER AC CHARACTERISTICS (Continued)

 T_A = -40°C to +85°C and V_{CC} = +4.75V to +5.25V unless otherwise noted. Typical values are for T_A = 25C and Vcc = 5V

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-422/V.11					
t _{PZL} ; Tri-state to Output LOW		0.04	2.0	μs	C _L = 100pF, Fig. 35 & 39; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.03	2.0	μs	$C_{L} = 100 \text{pF}, \text{ Fig. 35 & 39; } S_{2} \text{ closed}$
t _{PLZ} ; Output LOW to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39; S ₂ close
V.35					
t _{PZL} ; Tri-state to Output LOW		0.04	2.0	μs	C _L = 100pF, Fig. 35 & 39; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH t _{PLZ} ; Output LOW to Tri-state		0.03	2.0 2.0	μs	C _L = 100pF, Fig. 35 & 39; S ₂ closed
t _{PLZ} , Output LOW to Tri-state		0.03	2.0	μs μs	C ₁ = 15pF, Fig. 35 & 39; S ₁ closed C ₁ = 15pF, Fig. 35 & 39; S ₂ closed
l PHZ, Output FITOTT to TTI-state		0.03	2.0	μο	C _L = 13β1 , 1 lg. 33 & 33, 3 ₂ closed
TRANSCEIVER TO TRANSCE	VER SK	EW	(per	Figures 32	, 33, 36, 38)
RS-232 Driver		100		ns	$[(t_{ohl})_{Tx1} - (t_{ohl})_{Txn}]$
		100		ns	$\begin{bmatrix} (t_{\text{olh}})_{\text{Tx1}} - (t_{\text{olh}})_{\text{Txn}} \end{bmatrix}$
RS-232 Receiver		20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		20		ns	$[(t_{\text{phl}})_{\text{Rx1}} - (t_{\text{phl}})_{\text{Rxn}}]$
RS-422 Driver		2		ns	$[(t_{ohl})_{Tx1} - (t_{ohl})_{Txn}]$
		2		ns	$[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$
RS-422 Receiver		2		ns	$[(t_{ohl})_{Rx1} - (t_{ohl})_{Rxn}]$
		2		ns	$ \begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \\ [(t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix} $
RS-423 Driver		2		ns	$[(t_{phl})_{Tx2} - (t_{phl})_{Txn}]$
		2		ns	$[(t_{pih})_{Tx2} - (t_{pih})_{Txn}]$
RS-423 Receiver		2		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
		2		ns	$[(t_{\text{phl}})_{\text{Rx2}} - (t_{\text{phl}})_{\text{Rxn}}]$
V.35 Driver		2		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		2		ns	$[(t_{pih})_{Tx1} - (t_{pih})_{Txn}]$
V.35 Receiver		2		ns	$[(t_{\text{phl}})_{\text{Rx1}} - (t_{\text{phl}})_{\text{Rxn}}]$
		2		ns	$ \begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \\ (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix} $



Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	VCC	5V Power Supply Input	51	TxC(b)	TxC Non-Inverting Input
2	GND	Signal Ground	52	GND	Signal Ground
3	SDEN	TxD Driver Enable Input	53	TxC(a)	TxC Inverting Input
4	TTEN	TxCE Driver Enable Input	54	CS(b)	CTS Non-Inverting Input
5	STEN	ST Driver Enable Input	55	CS(a)	CTS Inverting Input
6	RSEN	RTS Driver Enable Input	56	DM(b)	DSR Non-Inverting Input
7	TREN	DTR Driver Enable Input	57	DM(a)	DSR Inverting Input
8	RRCEN	DCD Driver Enable Input	58	GNDV10	V.10 Rx Reference Node
9	RLEN	RL Driver Enable Input	59	RRT(b)	DCD _{DTE} Non-Inverting Input
10	LLEN#	LL Driver Enable Input	60	RRT(a)	DCD _{DTE} Inverting Input
11	RDEN#	RxD Receiver Enable Input	61	IC	RI Receiver Input
12	RTEN#	RxC Receiver Enable Input	62	TM(a)	TM Receiver Input
13	TxCEN#	TxC Receiver Enable Input	63	LL(a)	LL Driver Output
14	CSEN#	CTS Receiver Enable Input	64	VCC	Power Supply Input
15	DMEN#	DSR Receiver Enable Input	65	RL(a)	RL Driver Output
16	RRTEN#	DCD _{DIE} Receiver Enable Input	66	VSS1	-2xVCC Charge Pump Output
17	ICEN#	RI Receiver Enable Input	67	C2N	Charge Pump Capacitor
18	TMEN	TM Receiver Enable Input	68	GND	Signal Ground
19	D0	Mode Select Input	69	C1N	Charge Pump Capacitor
20	D1	Mode Select Input	70	C2P	Charge Pump Capacitor
21	D2	Mode Select Input	71	VCC	Power Supply Input
22	TERM OFF	Termination Disable Input	72	C1P	Charge Pump Capacitor
23	D LATCH#	Decoder Latch Input	73	VDD	2xVCC Charge Pump Output
24	NC	No Connect	74	GND	Signal Ground
25	GND	Signal Ground	75	TR(a)	DTR Inverting Output
26	VCC	5V Power Supply Input	76	NC	No Connect
27	LOOPBACK#	Loopback Mode Enable Input	77	VCC	Power Supply Input
28	TxD	TxD Driver TTL Input	78	TR(b)	DTR Non-Inverting Output
29	TxCE	TxCE Driver TTL Input	79	RRC(b)	DCD Non-Inverting Output
30	ST	ST Driver TTL Input	80	VCC	Power Supply Input
31	RTS	RTS Driver TTL Input	81	RRC(a)	DCD Inverting Output
32	DTR	DTR Driver TTL Input	82	GND	Signal Ground
33	DCD_DCE	DCD _{DCE} Driver TTL Input	83	RS(a)	RTS Inverting Output
34	RL	RL Driver TTL Input	84	VCC	Power Supply Input
35	LL	LL Driver TTL Input	85	RS(b)	RTS Non-Inverting Output
36	RxD	RxD Receiver TTL Output	86	GND	Signal Ground
37	RxC	RxC Receiver TTLOutput	87	ST(a)	ST Inverting Output
38	TxC	TxC Receiver TTL Output	88	VCC	Power Supply Input
39	CTS	CTS Receiver TTL Output	89	V35TGND3	ST Termination Referance
40	DSR	DSR Receiver TTL Output	90	ST(b)	ST Non-Inverting Output
41	DCD_DTE	DCD _{DTE} Receiver TTL Output	91	GND	Signal Ground
42	RI	RI Receiver TTL Output	92	TT(a)	TxCE Inverting Output
43	TM	TM Receiver TTL Output	93	VCC	5V Power Supply Input
44	GND	Signal Ground	94		ST Termination Referance
45	VCC	Power Supply Input	95	TT(b)	TxCE Non-Inverting Output
46	V35RGND	Reciever Termination Refrence	96	GND	Signal Ground
47	RD(b)	RXD Non-Inverting Input	97	SD(a)	TxD Inverting Output
48	RD(a)	RXD Inverting Input	98	VCC	5V Power Supply Input
49	RT(b)	RxC Non-Inverting Input	99	V35TGND1	ST Termination Referance
50	RT(a)	RxC Inverting Input	100	SD(b)	TxD Non-Inverting Output

SP508E Driver Table

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T₁OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T₁OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T ₂ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T ₂ OUT(b) V.35		V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T ₃ OUT(a) V.35 V.1		V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T ₃ OUT(b) V.35 V.11		High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)	
T ₄ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T ₄ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T ₅ OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T ₅ OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T ₆ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T ₆ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T ₇ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL
T ₈ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL

Table 1. Driver Mode Selection

SP508E Receiver Table

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal			
MODE (D0, D1, D2)	001	010	011	100	101	110	111				
R ₁ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)			
R ₁ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)			
R ₂ IN(a)	2 \ \ \		V.28	V.11	V.11	V.11	High-Z	RxC(a)			
R ₂ IN(b) V.35 V.11		V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)			
R ₃ IN(a) V.35 V.11		V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)				
R ₃ IN(b)	R ₃ IN(b) V.35 V.11		High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)			
R ₄ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)			
R ₄ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)			
R ₅ IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)			
R ₅ IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)			
R ₆ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)			
R ₆ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)			
R ₇ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RI			
R ₈ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	TM			

Table 2. Receiver Mode Selection

Exercise Mod




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 2. V.28 Driver Output Loaded Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 10. V.10 Driver Output Test Terminated Volt-




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 12. V.10 Driver Output Power-Off Current

Exer formal 8-872 Kelo Roa. Free of 6.263 C2-6.3 Of W. e. ar. of 2.355 E_ 00_072412




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 20. V.11 Receiver Input Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 22. V.11 Receiver Input IV Graph

Exer formal 8-872 Kelo Roa. Free of 6.263 C2-6.3 Of W. e. ar. of 2.355 E_ 00_072412




Figure 23. V.11 Receiver Input Current w/




Figure 24. V.11 Receiver Input Graph w/ Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 26. V.35 Driver Output Offset Voltage




Figure 27. V.35 Driver Output Source Impedance




Figure 28. V.35 Driver Output Short-Circuit Impedance




Figure 29. V.35 Driver Output Rise/Fall Time




Figure 30. V.35 Receiver Input Source Impedance




Figure 31. V.35 Receiver Input Short-Circuit Impedance




Figure 32. Driver Output Leakage Current Test




Figure 33. Driver/Receiver Timing Test Circuit




Figure 34. Driver Timing Test Load Circuit




Figure 35. Receiver Timing Test Load Circuit




Figure 36. Driver Propagation Delays




Figure 37. Driver Enable and Disable Times




Figure 38. Receiver Propagation Delays




Figure 39. Receiver Enable and Disable Times




Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 41. Typical V.28 Driver Output Waveform




Figure 42. Typical V.10 Driver Output Waveform




Figure 43. Typical V.11 Driver Output Waveform




Figure 44. Typical V.35 Driver Output Waveform




Figure 45. Functional Diagram

The SP508E contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP508E offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A(V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP508E has eight drivers, eight receivers, and Exar's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, failsafe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

THEORY OF OPERATION

The SP508E device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

Drivers

The SP508E has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of $\pm 5V$ (with $3k\Omega$ & 2500pF loading), and can operate over 120kbps. Since the SP508E uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed $\pm 10V$. The V.28 driver architecture is similar to Exar's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit V_{OL} and V_{OH} measurements of $\pm 4.0 V$ to $\pm 6.0 V$. When terminated with a 450Ω load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain ±2V differential output levels with a load of 100Ω . The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of ± 1.5 V differential output levels with a 54Ω load. The strength allows the SP508E differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449. EIA-530. EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP508E to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP508E for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the V_{OH} and V_{OI} depending on load conditions. This termination network is basically a "Y" configuration consisting of two 51Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 45. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL and CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500k\Omega$.

Receivers

The SP508E has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

ranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 2 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of +15V and can receive signals downs to +3V. The input sensitivity complies with RS-232 and V .28 at +3V. The input impedance is $3k\Omega$ to $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of $10k\Omega$ and a differential threshold of less than ± 200 mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120Ω connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100Ω , thus complying with the V.11 and 100Ω appending to the second state of the second state

Like the drivers the releves are pread with the V.11 and RS 422 specifications.

Exercise 2.672 Kee Roal French to 2.653 Care B. 02 ... wile area ... 2.554 E_ 00_072412

This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 45. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal $5k\Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

CHARGE PUMP

The charge pump is a Exar-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump $V_{\rm pD}$ and $V_{\rm ss}$ outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

 $_V_{ss}$ charge storage ——During this phase of the clock cycle, the positive side of capacitors $C_{_1}$ and $C_{_2}$ are initially charged to $V_{_{CC}}$. C+ is then switched to ground and the charge in $C_{_1}$ - is transferred to $C_{_2}$ -. Since $C_{_2}$ + is connected to $V_{_{CC}}$, the voltage potential across capacitor $C_{_2}$ is now $2_{_X}V_{_{CC}}$.

Phase 2

 $-\rm V_{SS}$ transfer —Phase two of the clock connects the negative terminal of $\rm C_2$ to the $\rm V_{SS}$ storage capacitor and the positive terminal of $\rm C_2$ to ground, and transfers the negative generated voltage to $\rm C_3$. This generated voltage is regulated to –5.8V. Simultaneously, the positive side of the capacitor $\rm C_1$ is switched to $\rm V_{CC}$ and the negative side is connected to ground.

Phase 3

 $-\rm V_{DD}$ charge storage —The third phase of the clock is identical to the first phase—the charge transferred in $\rm C_1$ produces $-\rm V_{CC}$ in the negative terminal of $\rm C_1$ which is applied to the negative side of the capacitor $\rm C_2$. Since $\rm C_2$ + is at $\rm V_{CC}$, the voltage potential across $\rm C_2$ is $\rm 2_v V_{CC}$.

Phase 4

 $-V_{DD}$ transfer —The fourth phase of the clock connects the negative terminal of C_2 to ground, and transfers the generated 5.8V across C_2 to C_4 , the V_{DD} storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C_1 is switched to V_{CC} and the negative side is connected to

The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V⁺ and V⁻ are separately generated from V_{cc}; in a no-load condition V⁺ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V⁺ will show a decrease in the magnitude of V⁻ compared to V⁺ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 1µF with a 16V breakdown voltage rating.

TERM OFF FUNCTION

The SP508E contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications that are typically found in networking test equipment. The TERM_OFF pin internally contains a pull-down device with an impedance of over $500k\Omega$, which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

LOOPBACK FUNCTION

The SP508E contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 46. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

DECODER AND D LATCH FUNCTION

The SP508E contains a D_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP508E accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic QW

There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D_LATCH at a logic HIGH, the decoder state of the SP508E will be undefined.

ESD TOLERANCE

The SP508E device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multiprotocol serial transceiver IC's, the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP508E is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP508E, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 46. SP508E Loopback Path





Figure 47. SP508E Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability

Exar Vorpora Log-672 Kato Roa. Free lot 0.963 Core 8.901 Nove Jan. 672 Kato Roa. Free lot 0.963 Core 8.901 Nove Jan. 672 Kato Roa. Free lot 0.963 Core 8.901 Nove Jan. 672 Kato Roa. Free lot 0.963 Core 8.901 Nove Jan. 672 Kato Roa. Free lot 0.963 Core 8.901 Nove Jan. 672 Kato Roa. Free lot 0.963 Nove Jan. 672 Kato Roa. 672



Ţ		Į
(7	
ľ	I	
(7	
)
-	2	,
4	_	
1	1	
(3)
2	Į	
5	È	
:	_	
	_	
(Ē	
-	_	

	SP908 Multipn
	otocol Configured
Inter	las DCE

18	4	17	42	16	41	15	6	14	36	13	38	12	37	11	8	10	35	9	42	8	33	7	22	6	31	5	8	4	29	υ	28	Pin Number	Interface to
TWEN	IWI	KEN#	RI	RRTEN#	BIQ_020	DMEN#	DSR	CSEN#	CTS	TxCEN#	TxC	RTEN#	RxC	RDBU#	Q2S	LLEN#	רר	RLEN	RL	RRCEN	DCD_DCE	TREN	DTR	RSEN	RTS	STEM	SI	HEIT	TxCE	SDEN	TxD	Pin Mnemonic	Interface to System Logic
	Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit	
	TM(A)		κ	RRT(B)	RRT(A)	DM(B)	DM(A)	CS(B)	CS(A)	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		II (A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TR(A)	R5(B)	RS(A)	ST(B)	STON	TT(B)	πα	SD (B)	SD (A)	Pin Mnemonic	Interface to Port- Connector
	න		61	99	8	82	57	2	58	SI	ស	45	8	47	\$		63		65	δ	81	78	75	85	83	8	87	8	29	100	97	Pin Number	o Port-

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

RS-222 of V24 Elk-S30 RS-449 V35			ag.	variation	Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations	ational or	ject to n	Pin assignments and signal functions are sub proprietary / non-standard implementations	al functio	and signs	nments:	Pin assig
No. Prof. _	++	γ28	5	F	V.10	18	F	V.10	18	F	¥2,8	
No. Proceedings	+	+	V28	14	22	V.10	21	쿋	V.10	21	22	V28
No. Process												
No. Prof.	+		8	18(0)	9.11	22	CD(b)	9.11				
No. I	+	ν28	3 2	TRUE!		3 23	90	ži į	8	θ	V28	
No. C V.II	+	V28	25	77 77 68 89	S	4 6	(A) (B) (A) (A) (A) (A) (A) (A) (A) (A) (A) (A	<u> </u>	4	2	28	
No.	Н											
No. 3	+	V 100	ű	11(8)	8.1.1	-	DAVB	9.11				
Part	(CV V.)1	+	V.35	17	118	1	24	DAG	ž	24	DA	28
No. S VII	H	V.35	22	SD(B)	TLIX	12	BA(B)	YII				
No. P V.11	$^{+}$	V.35	4	SDA	YII	2	BA(A)	YJI	2	BA	V28	
No. +	Н	V28	18	M	V.10	25	TM	V.10	25	M	V28	
No. Prof.	+	V 28							22	æ	V28	
Page		Н		31	RR(B)	TLIA	10	CF(B)	TLUV			
Page		Н	V28	ü	RR(4)	117.4	0	CF(4)	117.4	٥	q	V28
Page	+	+	į	26:	DM(B)	YII.	23	68)00	Y.II		8	i
222 or Y/24 ElA-520 Fig. Fig.	π 9.11	+	5	11/	2008 (8)	4 5	<u>.</u> ت	(8)80	4112	,	3	á
222 or y y 24 E(A - 520	D VII	H	V28	9	CS(A)	TLIX	5	CB(A)	11.7	5	80	V28
Page	AA V.11	Н	V.35	23	ST(B)	ν.11	12	DB(B)	V.11			
232 or y24	X X	+	V36.V	ς b	SI 88	<u> </u>	25 4	DB(%)	<u> </u>	15	8	స్ట
232 or y24 ElA -530 RS 449 Y35 Y35 With more DB-25 Signal Minemo DB-25 Signal Minemo DB-37 Signal Minemo Mi34 Signal Nic Pinift Type Nic Pinift Nic Pinift Type Nic Pinift Nic	V VIII	t	7.35 26.7	00	RT (A)	<u> </u>	17	DD(#)	XII	17	8	28
232 or y24	Τ γ.11		V.35	24	RD(B)	Y.II	16	88 <i>(</i> B)	YII			
232.01 V 24 EIA - 530 ISA 449 V 35	R V.11	Н	V.35	6	RDON	TLY	w	BB (A)	TLY	υ	88	V28
232 or V2.4 EN-530 RS.449 V3.5	M34 Signal Pin(F) Type	_		_	Mnemo	Type	Pin(F)	Mnemo nic	Signal Type		Mnemo nic	Signal Type
	!	-	_	-	R5449	!	,	EN-530	j	4	57 to 28.	9 -83

~
3
=
Æ .
ੲ
Ö.
8
Ō.
⊻.
0
∘ .
<u>ಕ್ಕ</u>
ď
_
a .
α.
Ж
0
뛺
ш

Interface to Signten Logic Prin Number Pr
Circuit Fin Minemonic Toline Comment SD (8) S
Internacio (Connecti SD (A) Fin Minamonic SD (A) SD (A) SD (A) TI (B) TI (B) TI (B) TI (B) TI (B) RR (C) RR
Ph Number 97 97 98 88 88 88 88 88 88 88 88 88 88 88 88

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations # EIA-520 uses VIII differential for DSR (CC) and DTR (CD) agrats; EIA-520-A uses single-lended VII 0 for DSR and DTR and adds RI signal on pin 22

Recommended Signals and Port Pin Assignments

Pina		V28		V28		V28		V28		V28		V28		V28		V28		٧28		5	Ī		V28		V28			V28		V28	Signal Type	
signme		8 TM	Н	8 E		e CF		8	Н	8 CB	Н	8 D8		8 DD	Н	88 8	H	8 [L	+	2	+		8		8 CA		-	8 DA	Н	_	nal Minemo nic	RS-232 of V 24
nts and sig		A 25		: 22		8		6		8		8 15) 17		3		18	+	<u> </u>	+		20		4			24			mo DB-25 Pin(M)	TV24
gnal funct		OUA		OUA	V.11	YII.	ZILV	V117/10	LIX.	TICK TO	LICK .	T.Y	LIX.	TIX I	YOU	HIX I		OI.Y		Y I		2/11/2	Ļ.	YII	ΥSI		žI.	Y.II	XI.	_	∜ Signal Wi Type	
isaresnoi		TM		Н	CF(B)	CF(A)	⊢	$\overline{}$	CB (B)	CB (A)	DB (B)	DBGA	DD(B)	DDGA	BB (B)	88 (A)		F	+	2		2 0000	+	(B)Y	CA(A)		DA(B)	DAGA	BA(B)	_	il Mnemo	EIA-530
bject to na		25		22#	10	00	22 #	6	13	5	12	15	9		16	U		18	!	<u>-</u>		23	8	19	4		=	24	14	2	o DB-25 Pin (M)	٤
ational or		VΙO			YII	YII.	XII	TIX	TIN Y	Y.II	TIX.	TI.V	TIX I	TIX.	VII.	TIX I		V.10		YIN		9.	Ϋ́	Y.II	YII		žI.	ΥII	χI		Signal Type	
regional v		TM			RR(B)	RR(A)	DM(B)	DMG	CS(B)	CSW	ST(B)	STON	RT(B)	RT(A)	RD (B)	RD (A)		F		2		K(6)	TR(A)	75 (8)	RS(8)		∏.	ΠW	SD(B)	LA.	Mnemo	7044
Pin assignments and signal functions are subject to national or regional variation and proprietary		18			31	u	29	=	27	9	23	5	26	8	24	6		5		1		8	 	25	7		Ж	17	22	4	DB-37 Pin (M)	ľ
d propriet		V28		V28		V28		V28		V28	V35	V35	V35	V35)/35	V35		V28		S			Y28		V28		35.4	V:35	735	25.7	Signal Type	T
any		142		125		139		107		13 136	114	114	1115	1115	ī	104		141	-	<u>1</u>			ē		105		113	113	ន	8	Mnemo nic	V35
_		NN		_		'n		Е		D	AA	Υ	×	٧	Т	R		_	-	z			Ξ		^		\$	_	v	P	M34 Pin (M)	
** X21 u							<u> </u>	Y.1.1	VI 1	V.1.1	1134	TILLY			VI 1	1134								<u> </u>	81		<u> </u>	¥11	<u> </u>	113	Signal Type	Ī
**X21 use either 80 or							B(B)	B(A)	I(B)	(A)	S(B)	S(A)			R(B)	R(A)								C(B)	G8		ě	×ω	.T.	100	Mnemo nic	×21
30 or							14**	744	12	5	13	6			11	4								ō	w		14**	74.4	9	2	DB-15 Pin(M)	
								V.10	V.10*						V.11	117.4							V.10						ΥJI	11.7	Signal Type)z
								GPi	HSK	GND					₹ ₽	RxD-							퓻						TxD+	- UxT	Mnemo nic	AppleTalk"
				_				7	2		1				8	5							_				/		6	w	DIN-6 Pin(F)	ľ
- '	Т	Z		٦	Г) _	٦	Г	_	Т	Г				_	_	7	•	-	1	1	П	7	_	Γ	٦	E	ī	₹7	F

ORDERING INFORMATION ark Temperature Range Package 1

 Part Number
 Top Mark
 Temperature Range
 Package Types

 SP508ECF-L
 SP508ECFYYWW
 0°C to +70°C
 100 Lead LQFP

 SP508EEF-L
 SP508EEFYYWW
 -40°C to +85°C
 100 Lead LQFP

REVISION HISTORY

DATE	REVISION	DESCRIPTION
07/24/12	1.0.0	Production Release

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writting, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2012 EXAR Corporation

Datasheet July 2012

Send your serial transceiver technical inquiry with technical details to our e-mail hotline: serialtechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.