

May 2013

FAN6756AHL — mWSaver™ PWM Controller

Features

- Single-Ended Topologies, such as Flyback
- mWSaver™ Technology
 - Achieves Low No-Load Power Consumption: < 30 mW at 230 V_{AC} (EMI Filter Loss Included)
 - Eliminates X Capacitor Discharge Resistor Loss with AX-CAP $^{\ensuremath{\mathbb{R}}}$ Technology
 - Linearly Decreases Switching Frequency to 23 kHz
 - Burst Mode Operation at Light-Load Condition
 - Impedance Modulation in Deep Burst Mode
 - Low Operating Current (450 µA) in Deep Burst Mode
 - 500 V High-Voltage JFET Startup Circuit Eliminates Startup Resistor Loss
- Highly Integrated with Rich Features
 - Proprietary Frequency Hopping to Reduce EMI
 - High-Voltage Sampling to Detect Input Voltage
 - Peak-Current-Mode Control with Slope Compensation
 - Cycle-by-Cycle Current Limiting with Line Compensation
 - Leading-Edge Blanking (LEB)
 - Built-In 5.5 ms Soft-Start
- Advanced Protections
 - Brown-In/Brownout Recovery
 - Internal Overload / Open-Loop Protection (OLP)
 - V_{DD} Under-Voltage Lockout (UVLO)
 - V_{DD} Over-Voltage Protection (V_{DD} OVP)
 - Over-Temperature Protection (OTP)

Description

The FAN6756AHL is a next-generation Green Mode PWM controller with innovative mWSaver™ technology, which dramatically reduces standby and no-load power consumption, enabling compliance with worldwide Standby Mode efficiency guidelines.

An innovative AX-CAP[®] method minimizes losses in the EMI filter stage by eliminating the X-cap discharge resistors while meeting IEC61010-1 safetv requirements. Deep Burst Mode clamps feedback voltage and modulates feedback impedance with an impedance modulator during Burst Mode operation, which forces the system to operate in a Deep Burst Mode with minimum switching losses.

Protections ensure safe operation of power system in various abnormal conditions. A proprietary frequencyhopping function decreases EMI emission. Built-in synchronized slope compensation allows more stable Peak-Current-Mode control over a wide range of input voltage and load conditions. The proprietary internal line compensation ensures constant output power limit over entire universal line voltage range.

Requiring a minimum number of external components, FAN6756AHL provides a basic platform that is well suited for cost-effective flyback converter designs that require extremely low standby power consumption.

Applications

Flyback power supplies that demand extremely low standby power consumption, such as:

- Adapters for Notebooks, Printers, Game Consoles
- Open-Frame SMPS for LCD TVs, LCD Monitors, Printers

Ordering information								
Part Number	Protections ⁽¹⁾				Operating	Packago	Packing	
Fart Nulliber	OLP	OCP	OVP	OTP	Temperature Range	Fachage	Method	
FAN6756AHLMX	L	L	L	L	-40 to +105°C	8-Pin, Small Outline Package (SOP)	Tape & Reel	

Note:

1. L = Latch Mode protection.







Pin Definitions

Pin #	Name	Description
1	GND	Ground. Placing a 0.1 µF decoupling capacitor between VDD and GND is recommended.
2	FB	Feedback. The output voltage feedback information from the external compensation circuit is fed into this pin. The PWM duty cycle is determined by comparing the FB signal with the current-sense signal from the SENSE pin.
3	NC	No connection.
4	ΗV	High-Voltage Startup. The HV pin is typically connected to the AC line input through two external diodes and one resistor (R_{HV}). This pin is used, not only to charge the V_{DD} capacitor during startup, but also to sense the line voltage. The line voltage information is used for brownout protection and power-limit line compensation. This pin is also used to intelligently discharge the EMI filter capacitor when removal of the AC line voltage is detected.
5	RT	Over-Temperature Protection. An external NTC thermistor is connected from this pin to GND. If the voltage of the RT pin drops below the threshold voltage, the controller latches off the PWM. The RT pin also provides external latch protection. If the RT pin is not connected to the NTC resistor for over-temperature protection, it is recommended to place a 100 k Ω resistor to ground to prevent from noise interference.
6	SENSE	Current Sense. The sensed voltage is used for Peak-Current-Mode control and cycle-by-cycle current limiting.
7	VDD	Power Supply of IC. Typically a hold-up capacitor connects from this pin to ground. A rectifier diode, in series with the transformer auxiliary winding, connects to this pin to supply bias during normal operation.
8	GATE	Gate Drive Output. The totem-pole output driver for the power MOSFET; internally clamped to $V_{GATE-CLAMP}$.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit	
V _{DD}	DC Supply Voltage ^(2,3)			30	V
V _{FB}	FB Pin Input Voltage		-0.3	7.0	V
V _{SENSE}	SENSE Pin Input Voltage		-0.3	7.0	V
V _{RT}	RT Pin Input Voltage		-0.3	7.0	V
V _{HV}	HV Pin Input Voltage		500	V	
PD	Power Dissipation ($T_A < 50^{\circ}C$)		400	mW	
Θ_{JA}	Thermal Resistance (Junction-to-Air)		150	°C/W	
TJ	Operating Junction Temperature	-40	+125	°C	
T _{STG}	Storage Temperature Range	-55	+150	°C	
TL	Lead Temperature (Wave Soldering or IR, 10 Se		+260	°C	
500	Human Body Model, JEDEC:JESD22-A114	All Pins Except HV Pin ⁽⁴⁾		6	k)/
ESD	Charged Device Model, JEDEC:JESD22-C101	All Pins Except HV Pin ⁽⁴⁾		2	ĸv

Notes:

2. All voltage values, except differential voltages, are given with respect to the network ground terminal.

- 3. Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device.
- 4. ESD level on HV pin is CDM=1250 V and HBM=500 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. We does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
R _{HV}	Resistance on HV Pin		200	250	kΩ

FAN6756AHL — mWSaver™ PWM Controller

Electrical Characteristics

 $V_{DD}{=}15$ V and $T_J{=}T_A{=}25^\circ C$ unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{DD} Sectio	bn	l				-
V _{DD-ON}	Threshold Voltage to Startup	V _{DD} Rising	16	17	18	V
V _{UVLO}	Threshold Voltage to Stop Switching in Normal Mode	V _{DD} Falling	5.5	6.5	7.5	V
V _{restart}	Threshold Voltage to Enable HV Startup to Charge V_{DD} in Normal Mode	V _{DD} Falling	4.2	4.7	5.2	V
$V_{\text{DD-OFF}}$	Threshold Voltage to Stop Operating in Protection Mode	V _{DD} Falling	10	11	12	V
V _{DD-OLP}	Threshold Voltage to Enable HV Startup to Charge V _{DD} in Protection Mode	V _{DD} Falling	6	7	8	v
V _{DD-LH}	Threshold Voltage to Release Latch Mode	V _{DD} Falling	3.5	4.0	4.5	V
V _{DD-AC}	Minimum Voltage of VDD Pin for Enabling Brown-in		V _{UVLO} + 2.5	V _{UVLO} + 3	V _{UVLO} + 3.5	V
I _{DD-ST}	Startup Current	V _{DD} =V _{DD-ON} - 0.16 V			30	μA
IDD-OP1	Supply Current in PWM Operation	V _{DD} =15 V, V _{FB} = 3 V Gate Open			2	mA
I _{DD-OP2}	Supply Current when PWM Stops	V _{DD} =15 V, V _{FB} <1.4 V, in Deep Burst Mode, Gate Off		450		μA
I _{DD-OLP}	Internal Sink Current, V _{DD} . _{OLP} <v<sub>DD<v<sub>DD-OFF, Protection Mode</v<sub></v<sub>	V _{DD} =V _{DD-OLP} + 0.1 V	160	210	260	μA
I _{LH}	Internal Sink Current V _{DD} -V _{DD-OLP} , Latch-Protection Mode	V _{DD} =5 V	40			μA
V _{DD-OVP}	Threshold Voltage for VDD Over- Voltage Protection		23.5	24.5	25.5	V
t _{D-VDDOVP}	V _{DD} Over-Voltage Protection Debounce Time		110	205	300	μs
V _{DD-ZFBR}	V _{DD} Threshold Voltage for FB Pin Impedance Modulation in Deep Burst Mode			7		V
HV Sectio	n					
I _{HV}	Inherent Current Limit of HV Pin	V _{AC} =90 V(V _{DC} =120 V), V _{DD} =0 V	2.0	3.5	5.0	mA
V_{AC-OFF}	Threshold Voltage for Brownout	R_{HV} =200 k Ω to HV Pin	90	100	110	V
$V_{\text{AC-ON}}$	Threshold Voltage for Brown-In	R_{HV} =200 k Ω to HV Pin	100	110	120	V
ΔV_{AC}	V _{AC-ON} - V _{AC-OFF}	R_{HV} =200 k Ω to HV Pin	8	12	16	V
t _{D-AC-OFF}	Debounce Time for Brownout		540	710	880	ms
V _{HV-DIS}	X-Cap. Discharge Threshold	R_{HV} =200 k Ω to HV Pin	V _{DC} ⁽⁵⁾ × 0.45	V _{DC} x 0.51	V _{DC} × 0.56	V
t _{D-HV-DIS}	Debounce Time for Triggering X-Cap. Discharge		75	115	155	ms
t _{HV-DIS}	Discharge Time when X-Cap. Discharge is Triggered		360	510	660	ms

Continued on the following page...

Electrical Characteristics

 $V_{DD}{=}15$ V and $T_J{=}T_A{=}25^\circ C$ unless otherwise noted.

Symbol	Parameter Condition		Min.	Тур.	Max.	Unit
Oscillator Section						
¢		Center Frequency	94	100	106	
IOSC	Maximum Switching Frequency	Hopping Range (V _{FB} >V _{FB-N})	±5.45	±6.70	±7.95	KHZ
t _{HOP}	Hopping Period	V _{FB} >V _{FB-G}	5.12	6.40	7.68	ms
		Center Frequency (V _{FB} <v<sub>FB-N)</v<sub>	20	23	26	
f _{OSC-G}	Green-Mode Switching Frequency	Hopping range ⁽⁶⁾ (Increase V_{FB} from V_{FB-G} until hopping starts)	±1.25	±1.50	±1.75	kHz
f_{DV}	Frequency Variation vs. V _{DD} Deviation	V_{DD} =11 V to 22 V			5	%
f _{DT}	Frequency Variation vs. Temperature Deviation	T _A =-40 to 105°C			5	%
Feedback	Input Section					
Av	Feedback Voltage to Current- Sense Attenuation		1/5.5	1/5.0	1/4.5	V/V
Z _{FB}	Regular FB Internal Pull-High Impedance			8.5		ΚΩ
$V_{\text{FB-OPEN}}$	FB Internal Bias Voltage	FB Pin Open	5.2	5.4	5.6	V
V_{FB-OLP}	Threshold Voltage for OLP		4.2	4.5	4.8	V
t _{D-OLP}	Delay for OLP and OCP		33.0	43.5	54.0	ms
V_{FB-N}	Threshold Voltage for Maximum Switching Frequency		2.1	2.3	2.5	v
V_{FB-G}	Threshold Voltage for Minimum Switching Frequency		1.6	1.8	2.0	V
V _{FB-ZDCR}	FB Threshold Voltage for Zero- Duty Recovery		1.4	1.6	1.8	V
V _{FB-ZDC}	FB Threshold Voltage for Zero- Duty		1.3	1.5	1.7	V
V _{FB-ZDCR-} DBM	FB Threshold Voltage for Zero- Duty Recovery in Deep Burst Mode	V _{DD} =V _{UVLO} +0.3 V	2.0	2.2	2.4	V
V _{FB-ZDC-} DBM	FB Threshold Voltage for Zero- Duty in Deep Burst Mode		1.8	2.0	2.2	V
t _{DBM}	Condition of Entering Deep Burst Mode	V _{FB} <v<sub>FB-ZDC Repeats 3 Times Continuously</v<sub>		7.5		ms
t _{D-DBM}	Delay time of Entering Deep Burst Mode		600		10	ms
V _{FB-} recover	Threshold Voltage for Leaving Deep Burst Mode Immediately			0.9		V

Continued on the following page...

Electrical Characteristics

 $V_{DD}{=}15$ V and $T_J{=}T_A{=}25^\circ C$ unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Current-Sense Section						
t _{PD}	Propagation Delay to Output			100	175	ns
		Soft-Start	100	132	164	ns
ίleb	Leading-Edge Blanking Time	Steady State	200	265	330	ns
V _{LIMIT-L}	Current Limit at Low Line (V _{AC-RMS} =86 V)	V_{DC} =122 V, R_{HV} =200 k Ω to HV Pin	0.66	0.70	0.74	V
V _{LIMIT-H}	Current Limit at High Line (V _{AC-RMS} =259 V)	$V_{DC}{=}366$ V, $R_{HV}{=}200$ k Ω to HV Pin	0.55	0.59	0.63	V
V _{OCP-L}	Threshold Voltage for OCP at Low Line (V _{AC-RMS} =86 V)	$V_{DC}{=}122$ V, $R_{HV}{=}200$ k Ω to HV Pin	0.43	0.46	0.49	V
V _{OCP-H}	Threshold Voltage for OCP at High Line (V _{AC-RMS} =259 V)	$V_{DC}{=}366$ V, $R_{HV}{=}200$ k Ω to HV Pin	0.33	0.36	0.39	V
t _{ss}	Soft-Start Time	Startup	4.5	5.5	6.5	ms
GATE Sec	ction					
DCY _{MAX}	Maximum Duty Cycle		75.0	82.5	90.0	%
V _{GATE-L}	Gate Low Voltage	V _{DD} =15 V, I _O =50 mA			1.5	V
V _{GATE-H}	Gate High Voltage	V _{DD} =12 V, I _O =50 mA	8			V
tr	Gate Rising Time	V_{DD} =15 V, C _L =1 nF		110		ns
t _f	Gate Falling Time	V_{DD} =15 V, C _L =1 nF		40		ns
V _{GATE-} CLAMP	Gate Output Clamping Voltage	V _{DD} =22 V	11.0	14.5	18.0	V
RT Sectio	'n					
I _{RT}	Output Current of RT Pin			100		μA
V _{RTTH1}	Threshold Voltage for Latch Protection (Generally Used for External OTP Triggering)	$V_{RTTH2} < V_{RT} < V_{RTTH1}$, Latch Off After t_{D-OTP1}	1.000	1.035	1.070	v
V _{RTTH2}	The Second Threshold Voltage for Latch Protection	$V_{RTTH2} < 0.7$ V, Latch Off After t_{D-OTP2}	0.65	0.70	0.75	V
R _{OTP}	The Value of V _{RTTH1} /I _{RT}		9.66	10.50	11.34	kΩ
t _{D-OTP1}	Debounce Time for the First Latch Protection Triggering	$V_{RTTH2} < V_{RT} < V_{RTTH1}$	11.0	14.5	18.0	ms
t _{D-OTP2}	Debounce Time for the Second Latch Protection Triggering	V _{RT} < V _{RTTH2}	110	185	260	μs
Over-Tem	perature Protection Section (OTP)				1	
T _{OTP}	Protection Junction Temperature ^(6,7)			+135	(F	°C
TRESTART	Restart Junction Temperature ⁽⁶⁾			T _{OTP} -25		°C

Notes:

5. V_{DC} is $V_{AC} \times \sqrt{2}$.

6. Guaranteed by design.

7. When activated, the GATE output is stopped until junction temperature is below $T_{RESTART}$.



© 2013 Fairchild Semiconductor Corporation FAN6756AHL • Rev. 1.0.0



© 2013 Fairchild Semiconductor Corporation FAN6756AHL • Rev. 1.0.0



Functional Description

Current Mode Control

FAN6756AHL employs Peak-Current-Mode control, as shown in Figure 27. An opto-coupler (such as the H11A817A) and a shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor makes it possible to control the switching duty cycle. Slope compensation stabilizes the current loop and prevents sub-harmonic oscillation.



Figure 27. Current-Mode Control Circuit Diagram

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time, t_{LEB} , is introduced. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

mWSaver™ Technology

Green-Mode

FAN6756AHL modulates the PWM frequency as a function of the FB voltage to improve the medium- and light-load efficiency, as shown in Figure 28. Since the output power is proportional to the FB voltage in Current-Mode control, switching frequency decreases as load decreases. In heavy-load conditions, the maximum switching frequency is fixed at 100 kHz. Once V_{FB} decreases below V_{FB-N} (2.3 V), the PWM frequency starts linearly decreasing from 100 kHz to 23 kHz to reduce switching losses. As V_{FB} drops to V_{FB-G} (1.8 V), where switching frequency is decreased to 23 kHz, the switching frequency is fixed to avoid acoustic noise.

When V_{FB} falls below V_{FB-ZDC} (1.5 V) as load decreases further, the FAN6756AHL enters Burst Mode where PWM switching is disabled. Then the output voltage starts to drop, causing the feedback voltage to rise. Once V_{FB} rises above $V_{FB-ZDCR}$ (1.6 V), switching resumes. Burst Mode alternately enables and disables switching, thereby reducing switching loss for lower power consumption, as shown in Figure 29.



Figure 29. Burst Switching in Green Mode

Deep Burst Mode & Feedback Impedance Switching Deep Burst Mode minimizes power consumption at extremely light-load or no-load conditions where, not only the switching loss, but also power consumption of FAN6756AHL itself, are reduced further than in Green Mode. Deep Burst Mode is initiated when the nonswitching state of burst switching in Green Mode persists longer than t_{DBM} (7.5 ms) for three consecutive burst switches (as shown in Figure 30). To prevent entering Deep Burst Mode during dynamic load change, there is t_{D-DBM} (>600 ms) delay. If there are more than 112 consecutive switching pulses during the t_{D-DBM} delay, FAN6756AHL does not go into Deep Burst Mode.

Once FAN6756AHL enters Deep Burst Mode, the feedback impedance, Z_{FB} , is modulated by the impedance modulator, as shown in Figure 31. When V_{FB} is under a threshold level, the impedance modulator clamps V_{FB} and disables switching. When V_{DD} drops to $V_{DD-ZFBR}$ (7 V, which is 0.5 V higher than V_{UVLO}), the impedance modulator controls Z_{FB} , allowing V_{FB} to rise and resume switching operation. As shown in Figure 32, by clamping V_{FB} to disable switching while modulating Z_{FB} to enable switching, the system is forced into Deep Burst Mode to reduce switching loss.

Deep Burst Mode maintains V_{DD} as low as possible to minimize power consumption. When FAN6756AHL enters Deep Burst Mode, several blocks are disabled and operation current is reduced from I_{DD-OP1} to I_{DD-OP2} .

FAN6756AHL — mWSaver ™ PWM Controller

The feedback voltage thresholds to enter and exit Burst Mode change from V_{FB-ZDC} (1.5 V) and V_{FB-ZDCR} (1.6 V) to V_{FB-ZDC-DBM} (2 V) and V_{FB-ZDCR-DBM} (2.2 V) in Deep Burst Mode. This reduces the switching loss more by increasing the energy delivered to the load per switching operation, which eventually reduces the total switching for a given load condition.

FAN6756AHL exits Deep Burst Mode after more than 112 consecutive switching pulses in Deep Burst Mode. Once FAN6756AHL exits Deep Burst Mode, the feedback impedance is modulated to $8.5 \ k\Omega$ to keep original loop response. FAN6756AHL also exits Deep Burst Mode when the opto-coupler transistor current is virtually zero and V_{FB} rises above V_{FB-RECOVER} (0.9 V) while switching is suspended.



High-Voltage Startup and Line Sensing

The HV pin is typically connected to the AC line input through two external diodes and one resistor (R_{HV}), as shown in Figure 33. When AC line voltage is applied, the V_{DD} hold-up capacitor is charged by the line voltage through the diodes and resistor. After V_{DD} voltage reaches the turn-on threshold voltage (V_{DD-ON}), the startup circuit charging the V_{DD} capacitor is switched off and V_{DD} is supplied by the auxiliary winding of the transformer. Once FAN6756AHL starts, it continues operating until V_{DD} drops below 6.5 V (V_{UVLO}). IC startup time with a given AC line input voltage is given as:







The HV pin detects the AC line voltage using a switched voltage divider that consists of external resistor (R_{HV}) and internal resistor (R_{LS}), as shown in Figure 33. The internal line-sensing circuit detects line voltage using a sampling circuit and peak-detection circuit. Since the voltage divider causes power consumption when it is switched on, the switching is driven by a signal with a very narrow pulse width to minimize power loss. The sampling frequency is adaptively changed according to the load condition to minimize power consumption in light-load condition.

Based on the detected line voltage, brown-in and brownout thresholds are determined as:

$$V_{BROWN-IN} (RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-ON}}{\sqrt{2}}$$
(2)

$$V_{BROWNOUT} (RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-OFF}}{\sqrt{2}}$$
(3)

Since the internal resistor (R_{LS} =1.6 k Ω) of the voltage divider is much smaller than R_{HV} , the thresholds are given as s function of R_{HV} .

Note:

 V_{DD} must be larger than V_{DD-AC} to start, even though the sensed line voltage satisfies Equation (2), as shown in Figure 34.

© 2013 Fairchild Semiconductor Corporation FAN6756AHL • Rev. 1.0.0



Figure 34. Timing Diagram for Brown-in Function

AX-CAP[®] Discharge

The EMI filter in the front end of the switched-mode power supply (SMPS) typically includes a capacitor across the AC line connector. Most of the safety regulations, such as UL 1950 and IEC61010-1, require the capacitor be discharged to a safe level within a given time when the AC plug is abruptly removed from its receptacle. Typically, discharge resisters across the capacitor are used to ensure that capacitor is discharged naturally, which introduces power loss as long as it is connected to the receptacle.

Innovative AX-CAP[®] technology intelligently discharges the filter capacitor only when the power supply is unplugged from the power outlet. Since the AX-CAP discharge circuit is disabled in normal operation, the power loss in the EMI filter is virtually removed.

High / Low Line Compensation for Constant Power Limit

FAN6756AHL has pulse-by-pulse current limit, as shown in Figure 35, which limits the maximum input power with a given input voltage. If the output consumes beyond this maximum power, the output voltage drops, triggering overload protection.

As shown in Figure 35, based on the line voltage, V_{LINE}^{PK} ; the high/low line compensation block adjusts the current limit level, V_{LIMIT} , defined as:

$$V_{LIMIT} = \frac{V_{LIMIT,L} - V_{LIMIT,H}}{2} \cdot \frac{R_{LS}}{R_{HV}} \cdot V_{LINE}^{PK} + \frac{3 \cdot V_{LIMIT,L} - V_{LIMIT,H}}{2}$$
(4)

To maintain the constant output power limit regardless of line voltage, the cycle-by-cycle current limit level, V_{LIMIT} , decreases as line voltage increases (as shown in Figure 35). The current limit level is proportional to the R_{HV} resistor value and the power limit can be tuned using the R_{HV} resistor.



Figure 35. Pulse-by-Pulse Current Limit Circuit



rigure 50. Ourrent Einit VS. Eine

Soft-Start

An internal soft-start circuit progressively increases the pulse-by-pulse current limit level of MOSFET for 5.5 ms during startup to establish the correct working conditions for transformers and capacitors.

Protections

FAN6756AHL provides protection functions including Overload / Open-Loop Protection (OLP), V_{DD} Over-Voltage Protection (OVP), and Over-Temperature Protection (OTP). OLP, OVP, and OTP are all implemented as Latch Mode protections.

When a Latch Mode protection is triggered, PWM switching is terminated and the MOSFET remains off, causing V_{DD} to drop. When V_{DD} drops to the V_{DD-OLP} (7 V), the internal startup circuit is enabled without resetting the protection and the supply current drawn from HV pin charges the hold-up capacitor. Since the protection is not reset, the IC does not resume PWM switching even when V_{DD} reaches the turn-on voltage of 17 V, disabling HV startup circuit. Then V_{DD} drops again down to 7 V. In this manner, the Latch Mode protection alternately charges and discharges V_{DD} until there is no more energy delivered into HV pin. The protection is reset when V_{DD} drops to 4 V, which is allowed only after power supply is unplugged from the AC line.

V_{DD} Over-Voltage Protection (OVP)

 V_{DD} over-voltage protection prevents IC damage caused by voltage exceeding the IC voltage rating. When the V_{DD} voltage exceeds 24.5 V, the protection is triggered. This protection is typically caused by an open circuit in the secondary-side feedback network.

Over-Temperature Protection (OTP) and External Latch Triggering

The RT pin provides adjustable Over-Temperature Protection (OTP) and an external latch triggering function. For OTP; an NTC thermistor, R_{NTC} , usually in series with a resistor R_A , is connected between the RT pin and ground. The internal current source, I_{RT} (100 µA), introduces voltage on RT as:

$$V_{RT} = I_{RT} \cdot (R_{NTC} + R_A) \tag{5}$$

At high ambient temperature, R_{NTC} decreases, reducing V_{RT} . When V_{RT} is lower than V_{RTTH1} (1.035 V) for longer than t_{D-OTP1} (14.5 ms), the protection is triggered and FAN6756AHL enters Latch Mode protection.

The OTP can be triggered by pulling down the RT pin voltage using an opto-coupler or transistor. Once V_{RT} is less than V_{RTTH2} (0.7 V) for longer than t_{D-OTP2} (185 µs), the protection is triggered and FAN6756AHL enters Latch Mode protection.

When OTP is not used, it is recommended to place a 100 k Ω resistor between this pin and ground to prevent noise interference.

Open-Loop / Overload Protection (OLP)

Because of the pulse-by-pulse current-limit capability, the maximum peak current is limited, and the maximum input power is also limited. If the output consumes more than this limited maximum power, the output voltage (V_O) drops below the set voltage. Then, the currents through the opto-coupler and transistor become virtually zero and V_{FB} is pulled HIGH. Once V_{FB} is higher than V_{FB-OLP} (4.6 V) for longer than t_{D-OLP} (43.5 ms), OLP is triggered. OLP is also triggered when the feedback loop is open by soldering defect.

Over-Current Protection (OCP)

In addition to the cycle-by-cycle current limiting, the FAN6756AHL defines a lower threshold voltage, V_{OCP} , to provide Over-Current Protection (OCP) for applications with surge output current. As shown in Figure 37, OCP is triggered if V_{SENSE} exceeds V_{OCP} pulse-by-pulse for a period of time (t_{D-OLP}). In contrast; if the peak of V_{SENSE} is lower than V_{OCP} or the over-current lasts less than t_{D-OLP} , normal operation continues. The V_{OCP} level is adjustable by R_{HV} resistors to maintain a constant OCP level.



© 2013 Fairchild Semiconductor Corporation FAN6756AHL • Rev. 1.0.0

Figure 38 shows how V_{OCP} changes with the line voltage with different R_{HV} resistors.



Two-Level Under-Voltage Lockout (UVLO)

As shown in Figure 39, as long as protection is not triggered, the turn-off threshold of V_{DD} is fixed internally at V_{UVLO} (6.5 V). When a protection is triggered, the V_{DD} level to terminate PWM gate switching is changed to V_{DD-OFF} (11 V), as shown in Figure 40. When V_{DD} drops below V_{DD-OFF} , the switching is terminated and the operating current from V_{DD} is reduced to I_{DD-OLP} to slow down the discharge of V_{DD} until V_{DD} reaches V_{DD-OLP} . This delays re-startup after shutdown by protection to minimize the input power and voltage / current stress on the switching devices during a fault condition.



Gate Output / Soft Driving

The BiCMOS output stage has a fast totem-pole gate driver. The output driver is clamped by an internal 14.5 V Zener diode to protect the power MOSFET gate from over voltage. Soft driving is implemented to minimize Electromagnetic Interference (EMI) by reducing the switching noise.



Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>.

AN6756AHL I mWSaver[™] PWM Controlle

FAIRCHILD SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAP[®]* BitSiC™ Build it Now™ CorePLUS™ **CorePOWER™** CROSSVOLTTM CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK[®] EfficientMax™ **ESBC**™ F®

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™

F-PFS™ FRFET® Global Power Resource⁵ GreenBridge™ Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX[™] **ISOPLANAR**TM Making Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver™ OptoHiT™ **OPTOLOGIC® OPTOPLANAR**[®]

FPS™

PowerTrench® PowerXS[™] Programmable Active Droop™ QFET OS™ Quiet Series™ RapidConfigure™ \bigcirc Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM **STEALTH™** SuperFET SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] SyncFET™

Sync-Lock™

TinvBoost™ TinyBuck™ TinyCalc™ TinyLogic® **TINYOPTO**TM TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect[™] TRUECURRENT®* uSerDes™



Ultra FRFET™ UniFET™ VCX^{TI} VisualMax™ VoltagePlus™ XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or systems which, (a) are 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification Product Status		Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 164