### int 8XC52/54/58 CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

Commercial/Express

87C52/80C52/80C32/87C54/80C54/87C58/80C58 \*See Table 1 for Proliferation Options

- High Performance CHMOS EPROM/ ROM/CPU
- 12/24/33 MHz Operations
- Three 16-Bit Timer/Counters
- Programmable Clock Out
- Up/Down Timer/Counter
- Three Level Program Lock System
- 8K/16K/32K On-Chip Program Memory
- 256 Bytes of On-Chip Data RAM
- Improved Quick Pulse Programming Algorithm
- Boolean Processor
- 32 Programmable I/O Lines

- 6 Interrupt Sources
- Programmable Serial Channel with: — Framing Error Detection — Automatic Address Recognition
- TTL and CMOS Compatible Logic Levels
- 64K External Program Memory Space
- 64K External Data Memory Space
- MCS<sup>®</sup> 51 Microcontroller Compatible Instruction Set
- Power Saving Idle and Power Down Modes
- ONCE (On-Circuit Emulation) Mode
- Four-Level Interrupt Priority
- **Extended Temperature Range**  $(-40^{\circ}C \text{ to } + 85^{\circ}C)$

ht	ROM Povice 80C52 80C54 80C58	EPROM Version 87052 87C54 87C58	ROMIess Ve si n 8( C3) 80C32 80C32	ROM/EPROM Bytes 3K 16K 32K	RAM P;tes 2 i6 256 256	ntel
	00000	87038	80032	32N	200	

These devices can address up to 64 Kbytes of external program/data memory.

The Intel 8XC52/8XC54/8XC58 is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. Being a member of the MCS 51 family of controllers, the 8XC52/8XC54/ 8XC58 uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS 51 family of products. The 8XC52/8XC54/8XC58 is an enhanced version of the 87C51/80C51BH/80C31BH. The added features make it an even more powerful microcontroller for applications that require clock output, and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multi-processor communications.

Throughout this document 8XC5X will refer to the 8XC52, 80C32, 8XC54 and 8XC58 unless information applies to a specific device.

\*Other brands and names are the property of their respective owners. Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata. COPYRIGHT © INTEL CORPORATION, 1995 October 1995 Order Number: 272336-003

### MEMORY ORGANIZATION




### **Table 1. Proliferations Options**

	Standard <sup>*1</sup>	-1	-2	-24	-33
80C32	x	Х	Х	Х	Х
80C52	Х	Х	Х	Х	Х
87C52	Х	Х	Х	Х	Х
80C54	х	Х	Х	Х	Х
87C54	Х	Х	Х	Х	Х
80C58	x	Х	Х	Х	Х
87C58	x	X	Х	Х	Х

1
5

3.5 MHz to 12 MHz; 5V ±20%	
3.5 MHz to 16 MHz; 5V $\pm$ 20%	
0.5 MHz to 12 MHz; 5V $\pm$ 20%	
3.5 MHz to 24 MHz; 5V $\pm$ 20%	
3.5 MHz to 33 MHz; 5V $\pm 10\%$	
	3.5 MHz to 16 MHz; 5V $\pm$ 20% 0.5 MHz to 12 MHz; 5V $\pm$ 20% 3.5 MHz to 24 MHz; 5V $\pm$ 20%



### 8XC52/54/58

### **PROCESS INFORMATION**

This device is manufactured on P629.0, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality* and *Reliability Handbook*, Order No. 210997.

### PACKAGES

Part	Prefix	Package Type
8XC5X	Р	40-Pin Plastic DIP (OTP)
87C5X	D	40-Pin CERDIP (EPROM)
8XC5X	N	44-Pin PLCC (OTP)
8XC5X	S	44-Pin QFP (OTP)




Figure 2. Pin Connections

### **PIN DESCRIPTIONS**

V<sub>CC</sub>: Supply voltage.

VSS: Circuit ground.

**V<sub>SS1</sub>:** Secondary ground (not on DIP). Provided to reduce ground bounce and improve power supply by-passing.

#### NOTE:

This pin is not a substitute for the  $V_{SS}$  pin (pin 22). (Connection not necessary for proper operation.)

**Port 0:** Port 0 is an 8-bit, open drain, bidirectional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's, and can source and sink several LS TTL inputs.

Port 0 also receives the code bytes during EPROM programming, and outputs the code bytes during program verification. External pullup resistors are required during program verification.

**Port 1:** Port 1 is an 8-bit bidirectional I/O port with in ernal pullups. The Port 1 output buffers can drive L3 T L inputs. Port 1 pins that have 1's written to that are pulled high by the internal pullups, and in that s ate can be used as inputs. As inputs, Port 1

that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current ( $I_{L}$ , on the data sheet) because of the internal pullups.

In addition, Port 1 serves the functions of the following special features of the 8XC5X:

Port Pin	Alternate Function
P1.0	T2 (External Count Input to Timer/ Counter 2), Clock-Out
P1.1	T2EX (Timer/Counter 2 Capture/ Reload Trigger and Direction Control)

Port 1 receives the low-order address bytes during EPROM programming and verifying.

**Port 2:** Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can drive LS TTL inputs. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2

### intel

pins that are externally pulled low will source current (I $_{\rm IL}$ , on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Some Port 2 pins receive the high-order address bits during EPROM programming and program verification.

**Port 3:** Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current ( $I_{IL}$ , on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the 8051 Family, as listed below:

Port Pin	Alternate Function	
P3.0 P <u>3.1</u>	RXD (serial input port) TXD (serial output port)	
P3 P3 P3	VTC (external interrupt 0) VT (external i terru t 1) 0 (Nmer 0 ∋xternal inpat)	Inte
P3.5	T1 (Timer 1 external input)	
P3.6	WR (external data memory write strobe)	
P3.7	RD (external data memory read strobe)	

**RST:** Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum  $V_{|H|}$  voltage is applied whether the oscillator is running or not. An internal pulldown resistor permits a power-on reset with only a capacitor connected to  $V_{CC}$ .

**ALE:** Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during EPROM programming for the 87C5X.

In normal operation ALE is emitted at a constant rate of  $\frac{1}{6}$  the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.



If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With this bit set, the pin is weakly pulled high. However, the ALE disable feature will be suspended during a MOVX or MOVC instruction, idle mode, power down mode and ICE mode. The ALE disable feature will be terminated by reset. When the ALE disable feature is suspended or terminated, the ALE pin will no longer be pulled up weakly. Setting the ALE-disable bit has no affect if the microcontroller is in external execution mode.

Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the pin will be referred to as the ALE/PROG pin.

**PSEN:** Program Store Enable is the read strobe to external Program Memory.

When the 8XC5X is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

EA/Vpp: External Access enable. EA must be strapped to VSS in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFFH. Note, however, that if any of the Lock bits are programmed, EA will be internally latched on reset.

# XTAL 2

8XC52/54/58




Figure 3. Oscillator Connections

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 floats, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V<sub>II</sub> and VIH specifications the capacitance will not exceed 20 pF.



XTAL1: Input to the inverting oscillator amplifier.

EA should be strapped to

e ecutions

XTAL2: Output from the inverting oscillator amplifier.

### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of a inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Appli-cation Note AP-155, "Oscillators for Microcontrollers", Order No. 230659.

Figure 4. External Clock Drive Configuration

### **IDLE MODE**

The user's software can invoke the Idle Mode. When the microcontroller is in this mode, power consumption is reduced. The Special Function Registers and the onboard RAM retain their values during Idle, but the processor stops executing instructions. Idle Mode will be exited if the chip is reset or if an enabled interrupt occurs.



nte

				-			
Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

Table 2. Status of the External Pins during Idle and Power Down

### **POWER DOWN MODE**

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC5X either a hardware reset or an external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but does not change the onchip RAM. An external interrupt allows both the SFRs and on-chip RAM to retain their values.

To properly terminate Power Down, the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level, and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrurt, WT0 and INT1 must be e abled and configured as level sensitive. Holding the pindow restarts the oscillator but oringing the puback high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

### **DESIGN CONSIDERATION**

 The window on the D87C5X must be covered by an opaque label. Otherwise, the DC and AC characteristics may not be met, and the device may be functionally impaired.

#### NOTE:

For more detailed information on the reduced power modes refer to current Embedded Microcontrollers and Processors Handbook Volume I, (Order No. 270645) and Application Note AP-252 (Embedded Applications Handbook, Order No. 270648), "Designing with the 80C51BH."

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### ONCE MODE

2)

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XC5X without the 8XC5X having to be removed from the circuit. The ONCE Mode is invoked by:

1) Pull ALE low while the device is in reset and

Hold ALL Iov as RST is deac avated

While the device is in ONCE Mode, the Port 0 pins float and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC5X is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

### 8XC52/54/58

### **8XC5X EXPRESS**

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS 51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the ex-

tended temperature range option, operational characteristics are guaranteed over the range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}.$ 

The optional burn-in is dynamic for a minimum time of 168 hours at 125°C with V<sub>CC</sub> = 6.9V  $\pm$ 0.25V, following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 3.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits.

	Prefix	Package Type	Temperature Range	Burn-In	
	Р	Plastic	Commercial	No	
	D	Cerdip	Commercial	No	
	N	PLCC	Commercial	No	
	S	QFP	Commercial	No	
	TP	Plastic	Extended	No	
	TD	Cerdip	Extended	No	
	TN	PLCC	Extended	No	
+		QEP	Extenced		ntol
ll	LP	Plast	Extenced		ntel
	LD	Cerdip	Extended	Yes	
	LN	PLCC	Extended	Yes	
	LS	QFP	Extended	Yes	

### Table 3. Prefix Identification

### NOTE:

Contact distributor or local sales office to match EXPRESS prefix with proper device.

#### EXAMPLES:

P80C52 indicates 80C52 in a plastic package and specified for commercial temperature range, without burn-in. TD80C52 indicates 80C52 in a Cerdip package and specified for extended temperature range, without burn-in.



### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias . $-40^\circ\text{C}$ to $+85^\circ\text{C}$
Storage Temperature $\dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage on EA/V <sub>PP</sub> Pin to V <sub>SS</sub> 0V to $+13.0V$
Voltage on Any Other Pin to $V_{SS}\ \ldots -0.5V$ to $+6.5V$
I <sub>OL</sub> Per I/O Pin15 mA
Power Dissipation

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Symbol	Description	Min	Мах	Units
T <sub>A</sub>	Ambient Temperature Under Bias Commercial Express	0 40	+ 70 + 85	0° 0°
V <sub>CC</sub>	Supply Voltage 8XC5X-33	4.0 4.5	6.0 5.5	V V
fosc	Oscillator Frequency 8XC5X 8XC5X-1 8XC5X-2 8XC5X-24 8XC5X-33	3.5 3.5 0.5 3.5 3.5 3.5	12 16 12 24 33	MHz MHz MHz MHz MHz

### **OPERATING CONDITIONS**

# ht arreter values apply to all devices whess of her vise indicated. C com/ nte

Symbol	Parameter	Min	Typ (Note 4)	Мах	Unit	Test Conditions
VIL	Input Low Voltage	-0.5		0.2 V <sub>CC</sub> -0.1	V	
V <sub>IL1</sub>	Input Low Voltage EA	0		$0.2 V_{CC} - 0.3$	V	
V <sub>IH</sub>	Input High Voltage (Except XTAL1, RST)	0.2 V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V	
V <sub>IH1</sub>	Input High Voltage (XTAL1, RST)	0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage (Note 5)			0.3	V	$I_{OL} = 100 \ \mu A \ (Note 1)$
	(Ports 1, 2 and 3)			0.45	V	I <sub>OL</sub> = 1.6 mA (Note 1)
				1.0	V	I <sub>OL</sub> = 3.5 mA (Note 1)
V <sub>OL1</sub>	Output Low Voltage (Note 5)			0.3	V	$I_{OL} = 200 \ \mu A$ (Note 1)
	(Port 0, ALE, PSEN)			0.45	V	I <sub>OL</sub> = 3.2 mA (Note 1)
				1.0	V	I <sub>OL</sub> = 7.0 mA (Note 1)
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> -0.3			V	$I_{OH} = -10 \ \mu A$
	(Ports 1, 2 and 3, ALE, PSEN)	V <sub>CC</sub> -0.7			V	$I_{OH} = -30 \ \mu A$
		V <sub>CC</sub> -1.5			V	$I_{OH} = -60 \ \mu A$

### inta

### DC CHARACTERISTICS (Over Operating Conditions) (Continued) All parameter values apply to all devices unless otherwise indicated.

Symbol	Parameter	Min	Typ (Note 4)	Max	Unit	Test Conditions
V <sub>OH1</sub>	Output High Voltage	V <sub>CC</sub> -0.3			V	$I_{OH} = -200 \ \mu A$
	(Port 0 in External Bus Mode)	V <sub>CC</sub> -0.7			V	$I_{OH} = -3.2 \text{ mA}$
		V <sub>CC</sub> -1.5			V	$I_{OH} = -7.0 \text{ mA}$
IIL	Logical 0 Input Current (Ports 1, 2 and 3)			-50	μA	$V_{IN} = 0.45V$
ILI	Input leakage Current (Port 0)			±10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
ITL	Logical 1 to 0 Transition Current (Ports 1, 2 and 3) Commercial Express			-650 -750	μΑ μΑ	$V_{IN} = 2V$
RRST	RST Pulldown Resistor	40		225	KΩ	
CIO	Pin Capacitance		10		pF	@1 MHz, 25°C
lcc	Power Supply Current: Active Mode at 12 MHz (Figure 5) at 16 MHz at 24 MHz		15 20 28	30 38 56	mA mA mA	(Note 3)
tp	at 33 MHz (8XC5X-33) Idle Mode at 12 MHz (Figure 5) at 16 MHz a 24 MHz at 33 HHz (8 CC1) C03 Power Down Mode 8XC5X-33	. BC	35 5 7 7 5 5	56 7.5 9.5 13.5 15 75 50	mA mA mA rA μA	om/l

#### NOTES:

1. Capacitive loading on Ports 0 and 2 may cause noise pulses above 0.4V to be superimposed on the  $V_{OL}s$  of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with a Schmitt Triggers, or CMOS-level input logic. 2. Capacitive loading on Ports 0 and 2 cause the  $V_{OH}$  on ALE and  $\overrightarrow{PSEN}$  to drop below the 0.9  $V_{CC}$  specification when the

address lines are stabilizing.

3. See Figures 6–9 for test conditions. Minimum  $V_{\mbox{CC}}$  for Power Down is 2V.

4. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.

5. Under steady state (non-transient) conditions, IOL must be externally limited as follows: 10mA


Maximum IOL per port pin: Maximum IO


Maximum I <sub>OL</sub> per 8-bit port—	
Port 0:	26 mA
Ports 1, 2 and 3:	15 mA
Maximum total IOL for all output pins:	71 mA


If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
















# http://www.BDTIC.com/Intel



### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A: Address
- C: Clock
- D: Input Data
- H: Logic level HIGH

I: Instruction (program memory contents)

L: Logic level LOW, or ALE

- P: PSEN
- Q: Output Data
- R: RD signal
- T: Time V: Valid
- W: WR signal
- X: No longer a valid logic level
- Z: Float

For example,

TAVLL = Time from Address Valid to ALE Low TLLPL = Time from ALE Low to  $\overline{\text{PSEN}}$  Low

**AC CHARACTERISTICS** (Over Operating Conditions, Load Capacitance for Port 0, ALE/ $\overline{PROG}$  and  $\overline{PSEN} = 100 \text{ pF}$ , Load Capacitance for All Other Outputs = 80 pF)

### **EXTERNAL MEMORY CHARACTERISTICS**

All parameter values apply to all devices unless otherwise indicated. In this table, 8XC5X refers to 8XC5X, 8XC5X-1, and 8XC5X-2.

								Oscil	lator			
Symbol		Parameter	12 MHz		24	24 MHz		MHz	Var	iable	Units	
			Min	Max	Min	Max	Min	Max	Min	Мах		
ht	tp	Oscillator Frequency 8XC5X 8XC5X-1 8XC5X-2 8XC5X-24 8XC5X-33	W	W		B	D.		3.5 3.5 0.5 3.5 3.5 3.5		MHz MHz MHz MHz MHz	nte
	TLHLL	ALE Pulse Width	127		43		21		2 TCLCL - 40		ns	
	TAVLL	Address Valid to ALE Low 8XC5X 8XC5X-24 8XC5X-33	43		12		5		TCLCL - 40 TCLCL - 30 TCLCL - 25		ns ns ns	
	TLLAX	Address Hold After ALE Low 8XC5X/-24 8XC5X-33	53		12		5		TCLCL - 30 TCLCL - 25		ns ns	
	TLLIV	ALE Low to Valid Instruction In 8XC5X 8XC5X-24 8XC5X-33		234		91		56		4 TCLCL - 100 4 TCLCL - 75 4 TCLCL - 65	ns ns ns	

h.

### EXTERNAL MEMORY CHARACTERISTICS (Continued)

All parameter values apply to all devices unless otherwise indicated.

							Oscill	ator			
Symbol	Parameter	12	MHz	24	MHz	33	MHz	Vari	able	Units	
		Min	Max	Min	Max	Min	Max	Min	Мах		
TLLPL	ALE Low to PSEN Low 8XC5X/-24 8XC5X-33	53		12		5		TCLCL - 30 TCLCL - 25		ns ns	
TPLPH	PSEN Pulse Width	205		80		46		3 TCLCL - 45		ns	
TPLIV	PSEN Low to Valid Instruction In 8XC5X 8XC5X-24 8XC5X-33		145		35		35		3 TCLCL – 105 3 TCLCL – 90 3 TCLCL – 55	ns ns ns	
TPXIX	Input Instruction Hold After PSEN	0		0		0		0		ns	1
tpxiz	Input Instruction Float After PSEN 8XC5X 8XC5X-24 •8XC5X-33		59	۸/	21	RL	5		TCLCL - 25 TCLCL - 20	ns ns ns	nte
	Address to Valid Instruction In 8XC5X/-24 8XC5X-33	VV	<b>VV</b> 312	VV	103	זכ	71	10.	5 TCLCL - 105 5 TCLCL - 80	ns ns	
TPLAZ	PSEN Low to Address Float		10		10		10		10	ns	
TRLRH	RD Pulse Width	400		150		82		6 TCLCL - 100		ns	
TWLWH	WR Pulse Width	400		150		82		6 TCLCL - 100		ns	



### **EXTERNAL MEMORY CHARACTERISTICS** (Continued) All parameter values apply to all devices unless otherwise indicated.

			Oscillator								
Symbol	Parameter	12	MHz	24	MHz	33	MHz	Var	iable	Units	
		Min	Max	Min	Max	Min	Max	Min	Max		
TRLDV	RDLow to ValidData In8XC5X8XC5X-248XC5X-33		252		113		61		5 TCLCL - 165 5 TCLCL - 95 5 TCLCL - 90	ns ns ns	
TRHDX	Data Hold After RD	0		0		0		0		ns	
TRHDZ	Data Float After RD 8XC5X/-24 8XC5X-33		107		23		35		2 TCLCL – 60 2 TCLCL – 25	ns ns	
TLLDV	ALE Low to Valid Data In 8XC5X 8XC5X-24/33		517		243		150		8 TCLCL - 150 8 TCLCL - 90	ns ns	
TAVDV	Address to Valid Data In 8XC5X 8XC5X-24/33		585		285		180		9 TCLCL - 165 9 TCLCL - 90	ns ns	
TLLWL	ALE Low to RD or WR Low	200	300	75	175	41	140	3 TCLCL - 50	3 TCLCL + 50	ns	
AV 1	Address to RD or WR Low 8XC5X 8XC5X-24	203	W١	N 77		SL	זו	4 TCLCL - 130 4 TCLCL - 90	COM	ns ns	
	8XC5X-33					46		4 TCLCL - 75		ns	

PRELIMINARY

h

### EXTERNAL MEMORY CHARACTERISTICS (Continued)


All parameter values apply to all devices unless otherwise indicated.

			Oscillator									
Symbol	Parameter	12	MHz	24 MHz		33	MHz	Varia	ble	Units		
		Min	Max	Min	Max	Min	Max	Min	Max			
TQVWX	Data Valid to WR Transition 8XC5X 8XC5X-24/33	33		12		0		TCLCL — 50 TCLCL — 30		ns ns		
TWHQX	Data Hold After WR 8XC5X 8XC5X-24 8XC5X-33	33		7		3		TCLCL - 50 TCLCL - 35 TCLCL - 27		ns ns ns		
TQVWH	Data Valid to WR High 8XC5X 8XC5X-24/33	433		222		142		7 TCLCL – 150 7 TCLCL – 70		ns ns		
TRLAZ	RD Low to Address Float		0		0		0		0	ns		
TWHLH	RD or WR High to ALE High 8XC5X 8XC5X-24 8XC5X-33	43	123	12	71	5	55	TCLCL - 40 TCLCL - 30 TCLCL - 25	TCLCL + 40 TCLCL + 30 TCLCL + 25	ns ns ns		


# http://www.BDTIC.com/Intel




### EXTERNAL PROGRAM MEMORY READ CYCLE



### EXTERNAL DATA MEMORY READ CYCLE



### EXTERNAL DATA MEMORY WRITE CYCLE



PRELIMINARY


16

### 8XC52/54/58

### SERIAL PORT TIMING - SHIFT REGISTER MODE

							Oscil	lator		
Symbol	Parameter	12	MHz	24	24 MHz		MHz	Vari	able	Units
		Min	Max	Min	Max	Min Max		Min	Мах	
TXLXL	Serial Port Clock Cycle Time	1		0.50		0.36		12 TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	700		284		167		10 TCLCL - 133		ns
TXHQX	Output Data Hold after Clock Rising Edge 8XC5X 8XC5X-24/33	50		34		10		2 TCLCL - 117 2 TCLCL - 50		ns ns
TXHDX	Input Data Hold After Clock Rising Edge	0			0		0	0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		283		167		10 TCLCL - 133	ns

Test Conditions: Over Operating Conditions; Load Capacitance = 80 pF






### **EXTERNAL CLOCK DRIVE**


Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency			MHz
	8XC5X	3.5	12	MHz
	8XC5X-1	3.5	16	MHz
	8XC5X-2	0.5	12	MHz
	8XC5X-24	3.5	24	MHz
	8XC5X-33	3.5	33	MHz
TCHCX	High Time	20		ns
	8XC5X-24/33	0.35 T <sub>OSC</sub>	0.65 T <sub>OSC</sub>	ns
TCLCX	Low Time	20		ns
	8XC5X-24/33	0.35 T <sub>OSC</sub>	0.65 T <sub>OSC</sub>	ns
TCLCH	Rise Time		20	ns
	8XC5X-24		10	ns
	8XC5X-33		5	ns
TCHCL	Fall Time		20	ns
	8XC5X-24		10	ns
	8XC5X-33		5	ns


### EXTERNAL CLOCK DRIVE WAVEFORM



### AC TESTING INPUT, OUTPUT WAVEFORMS

### FLOAT WAVEFORMS





For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH}\,=\,\pm\,20$  mA.

### **PROGRAMMING THE EPROM**

The part must be running with a 4 MHz to 6 MHz oscillator. The address of an EPROM location to be programmed is applied to address lines while the code byte to be programmed in that location is applied to data lines. Control and program signals must be held at the levels indicated in Table 4. Normally  $E\overline{A}/V_{PP}$  is held at logic high until just before ALE/PROG is to be pulsed. The  $E\overline{A}/V_{PP}$  is raised to  $V_{PP}$ , ALE/PROG is pulsed low and then  $E\overline{A}/V_{PP}$  is returned to a high (also refer to timing diagrams).

#### NOTES:

 Exceeding the V<sub>PP</sub> maximum for any amount of time could damage the device permanently. The V<sub>PP</sub> source must be well regulated and free of glitches.

### **DEFINITION OF TERMS**

ADDRESS LINES: P1.0-P1.7, P2.0-P2.5 respectively for A0-A13.

DATA LINES: P0.0-P0.7 for D0-D7.

**CONTROL SIGNALS:** RST, <u>PSEN</u>, P2.6, P2.7, P3.3, P3.6, P3.7

PROGRAM SIGNALS: ALE/PROG, EA/VPP

					- gi ainining	,				
Mode		RST	PSEN	ALE/ PROG	EA/ V <sub>PP</sub>	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code [	Data	Н	L	Ъ	12.75V	L	н	н	н	Н
Verify Code Dat	a	Н	L	Н	Н	L	L	L	Н	Н
Program Encryption Array Address 0-3FH		Н	L	Ţ	12.75V	L	Н	Н	L	Н
Program Lock	Bit 1	Н	L	Ъ	12.75V	Н	Н	Н	Н	Н
Bits	Bit 2	Н	L	Ъ	12.75V	н	н	н	L	L
	Bit 3			<mark>ر</mark> ل	12 75\	н	L	Ч	, Ho	L
Read S gnature	Byte	VAV	<b>WW</b>	- PD	А	L	L	L.		L
						_				

### Table 4. EPROM Programming Modes




Figure 10. Programming the EPROM

ontrol sig

### **PROGRAMMING ALGORITHM**

ctivate the correct compinati

Refer to Table 4 and Figures 10 and 11 for address, data, and control signals set up. To program the 87C5X the following sequence must be exercised.

- 1. Input the valid address on the address lines.
- 2. Input the appropriate data byte on the data lines.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

### **PROGRAM VERIFY**

Program verify may be done after each byte or block is rogrammed. In either case a complete b, verify of the programmed array miner as a complete verify of the programmed array miners are reliable ntel progra nmin of the 87C5X

- als Raise  $\overline{EA}/V_{PP}$  from  $V_{CC}$  to 12.75V ±0.25V. 4.
  - 5. Pulse ALE/PROG 5 times for the EPROM array, and 25 times for the encryption table and the lock bits.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled.




Figure 11. Programming Signal's Waveforms

### 8XC52/54/58

### **ROM and EPROM Lock System**

The program lock system, when programmed, protects the onboard program against software piracy.

The 80C5X has a one-level program lock system and a 64-byte encryption table. See line 2 of Table 5. If program protection is desired, the user submits the encryption table with their code, and both the lock-bit and encryption array are programmed by the factory. The encryption array is not available without the lock bit. For the lock bit to be programmed, the user must submit an encryption table.

The 87C5X has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user-programmable. See Table 5.

### **Encryption Array**

Within the EPROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in its original, unmodified form. For programming the Encryption Array, refer to Table 4 (Programming the EPROM).

When using the encryption array, one in portant fattor needs to be considered. If a code byte has the value OFFH, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the contents of the encryption array. For this reason all unused code bytes should be programmed with some value other than OFFH, and not all of them the same value. This will ensure maximum program protection.

### **Program Lock Bits**

The 87C5X has 3 programmable lock bits that when programmed according to Table 5 will provide different levels of protection for the on-chip code and data.

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

### **Reading the Signature Bytes**

The 8XC5X has 3 signature bytes in locations 30H, 31H, and 60H. To read these bytes follow the procedure for EPROM verify, but activate the control lines provided in Table 4 for Read Signature Byte.

Location	Device	Contents
30H	All	89H
31H	All	58H
60H	80C52	12H
	87C52	52H
	80C54	14H
	87C54	54H
	80C58	18H
	87C58	58H

### Erasure Characteristics (Windowed Packages Only)

Erasure of the EPROM begins to occur when the cho is expo ed o light with wavelength shorter that approximate y 4 000 Angstroms. Sin x + u light and fluorescent ght to have wive elight sir this range exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in roomlevel fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000  $\mu$ W/cm<sup>2</sup> rating for 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves all the EPROM Cells in a 1's state.

PRELIMINARY

nte



#### Table 5. Program Lock Bits and the Features


I	Program Lock Bits			Protection Type
	LB1	LB2	LB3	Protection Type
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, also external execution is disabled.

#### NOTE:

Any other combination of the lock bits is not defined.

### EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

(T\_A = 21°C to 27°C; V\_{CC} = 5V  $\pm 20\%;$  V\_{SS} = 0V) Min Мах Units Symbol Parameter 12.5 ٧  $V_{PP}$ Programming Supply Voltage 13.0 Programming Supply Current 75 mΑ  $I_{PP}$ 1/TCLCL 6 **Oscillator Frequency** 4 MHz TAVGL Address Setup to PROG Low 48TCLCL TGHAX Address Hold after PROG 48TCLCL Data Setup to PROG Low TDVGL 48TCLCL TGHDX Data Hold after PROG 4t ICLC ntel (Enable) High lo V<sub>FF</sub> тензн 48 TCLC V<sub>PP</sub> Setup to PROG Low T SHGL 10 μs V<sub>PP</sub> Hold after PROG TGHSL 10 μs TGLGH PROG Width 90 110 μs TAVQV 48TCLCL Address to Data Valid TELQV ENABLE Low to Data Valid 48TCLCL TEHQZ Data Float after ENABLE 0 48TCLCL PROG High to PROG Low TGHGL 10 μs



### EPROM PROGRAMMING AND VERIFICATION WAVEFORMS

### **Thermal Impedance**

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and applications. See the Intel Packaging Handbook (Order Number 240800) for a description of Intel's thermal impedance test methodology.

	4	11	0.0	
nt.	Packa) e	JA	<b>\\/Jc\/</b> \	Vevice 😽
IL	Lb.	45°C/₩	10°C/W	A
	D	45°C/W	15°C/W	All
	N	46°C/W	16°C/W	All
	S	87°C/W	18°C/W	52
		96°C/W	24°C/W	54

### DATA SHEET REVISION HISTORY

90°C/W

Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

22°C/W

58

The following differences exist between this datasheet (272336-003) and the previous version (272336-002):

- 1. Removed 8XC5X-3 and 8XC5X-20 from the data sheet.
- 2. Included 8XC5X-24 and 8XC5X-33 devices.

3. Removed the statement "The 80C32 standard, -1 and -2, and 80C52 standard, -1 and -2, do no have the ... from the sector DESCINCO ISID ER/ TION

The following differences exist between this datasheet (272336-002) and the previous version (272336-001):

- 1. Removed 8XC5X-L from the data sheet.
- 2. Included features not available in 80C32-Standard, -1 and -2, and 80C52-Standard, -1 and -2 devices.

This 8XC5X datasheet (272336-001) replaces the following datasheets:

87C52/80C52/80C32	270757-003
87C52/80C52/80C32 EXPRESS	270868-002
87C52-20/80C52-20/80C32-20	272272-001
87C54/80C54	270816-004
87C54/80C54 EXPRESS	270901-001
87C54-20/-3 80C54-20/-3	270941-003
87C54/80C58	270900-003
87C58/80C58 EXPRESS	270902-001
87C58-20/-3 80C58-20/-3	272029-002