### 6 and 8-Channel Low Capacitance ESD Protection Arrays

### **Product Description**

The CM1213 family of diode arrays has been designed to provide ESD protection for electronic components or sub-systems requiring minimal capacitive loading. These devices are ideal for protecting systems with high data and clock rates or for circuits requiring low capacitive loading. Each ESD channel consists of a pair of diodes in series which steer the positive or negative ESD current pulse to either the positive (V<sub>P</sub>) or negative (V<sub>N</sub>) supply rail. A Zener diode is embedded between V<sub>P</sub> and V<sub>N</sub>, offering two advantages. First, it protects the V<sub>CC</sub> rail against ESD strikes, and second, it eliminates the need for a bypass capacitor that would otherwise be needed for absorbing positive ESD strikes to ground. The CM1213 will protect against ESD pulses up to  $\pm 8$  kV per the IEC 61000–4–2 standard.

These devices are particularly well-suited for protecting systems using high-speed ports such as USB2.0, IEEE1394 (Firewire<sup>®</sup>, iLink<sup>M</sup>), Serial ATA, DVI, HDMI and corresponding ports in removable storage, digital camcorders, DVD-RW drives and other applications where extremely low loading capacitance with ESD protection are required in a small package footprint.

### Features

- 6 or 8 Channels of ESD Protection
- Note: For 1, 2, and 4 Channel Devices, See the CM1213A Datasheet
- Provides ESD Protection to IEC61000-4-2 Level 4
  ±8 kV Contact Discharge
- Low Channel Input Capacitance of 1.0 pF Typical
- Minimal Capacitance Change with Temperature and Voltage
- Channel Input Capacitance Matching of 0.02 pF Typical is Ideal for Differential Signals
- Mutual Capacitance between Signal Pin and Adjacent Signal Pin -0.11 pF Typical
- Zener Diode Protects Supply Rail and Eliminates the Need for External By-pass Capacitors
- Each I/O Pin Can Withstand Over 1000 ESD Strikes\*
- Available in SOIC and MSOP
- These Devices are Pb-Free and are RoHS Compliant

### Applications

- USB2.0 Ports at 480 Mbps in Desktop PCs, Notebooks and Peripherals
- IEEE1394 Firewire<sup>®</sup> Ports at 400 Mbps / 800 Mbps
- DVI Ports, HDMI Ports in Notebooks, Set Top Boxes, Digital TVs, LCD Displays
- Serial ATA Ports in Desktop PCs and Hard Disk Drives
- PCI Express Ports
- General Purpose High-speed Data Line ESD Protection
- Handheld PCs/PDAs

© Semiconductor Components Indust

February, 2011 - Rev.




### **ON Semiconductor®**


http://onsemi.com



**BLOCK DIAGRAM** 



### MARKING DIAGRAM



### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
CM1213-06SM	SOIC-8 (Pb-Free)	2500/Tape & Reel
CM1213-06MR	MSOP-8 (Pb-Free)	4000/Tape & Reel
CM1213-08MR	MSOP-10 (Pb-Free)	4000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

\*Standard test condition is IEC61000-4-2 level 4 test circuit with each pin subjected to ±8 kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous test run. The part is then subjected to standard production test to verify that all of the tested parameters are within spec after the 1000 strikes.

DTIC.com/ON<sup>Fublication Order Number:</sup> CM1213/D

### **Table 1. PIN DESCRIPTIONS**

	6-Channel, 8-Lead MSOP-8/SOIC-8 Packages					
Pin	Pin Name Type		Description			
1	CH1	I/O	ESD Channel			
2	CH2	I/O	ESD Channel			
3	V <sub>N</sub>	GND	Negative voltage supply rail			
4	СНЗ	I/O	ESD Channel			
5	CH4	I/O	ESD Channel			
6	CH5	I/O	ESD Channel			
7	V <sub>P</sub>	PWR	Positive voltage supply rail			
8	CH6	I/O	ESD Channel			

	8–Channel, 10–Lead MSOP–10 Package					
Pin	n Name Type		Description			
1	CH1	I/O	ESD Channel			
2	CH2	I/O	ESD Channel			
3	СНЗ	I/O	ESD Channel			
4	CH4	I/O	ESD Channel			
5	V <sub>N</sub>	GND	Negative voltage supply rail			
6	CH5	I/O	ESD Channel			
7	CH6	I/O	ESD Channel			
8	V <sub>P</sub>	PWR	Positive voltage supply rail			
9	CH7	I/O	ESD Channel			
10	CH8	I/O	ESD Channel			

### PACKAGE / PINOUT DIAGRAMS

Top View					
CH1 CH2 V <sub>N</sub> CH3 C	1 2 3 4	D136	8 7 6 5	CH6 V <sub>P</sub> CH5 CH5 CH4	
8–	8-Lead SOIC-8				

Top View					
CH1 CH2 V <sub>N</sub> CH3 CH3 CH3	1 2 3 4	D137	8 7 6 5	☐ CH6 ☐ V <sub>P</sub> ☐ CH5 ☐ CH4	
8-Lead MSOP-8					

Top View						
CH1 CH2 CH2 CH3 CH3 CH4 V <sub>N</sub> U	1 2 3 4 5	D138	10 9 8 7 6		CH8 CH7 V <sub>P</sub> CH6 CH5	
10-Lead MSOP-10						

### SPECIFICATIONS

### Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Operating Supply Voltage (V <sub>P</sub> - V <sub>N</sub> )	6.0	V
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-65 to +150	°C
DC Voltage at any channel input	(V <sub>N</sub> – 0.5) to (V <sub>P</sub> + 0.5)	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### Table 3. STANDARD OPERATING CONDITIONS

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Package Power Rating MSOP-8 Package (CM1213-06MR) MSOP-10 Package (CM1213-08MR) SOIC-8 Package (CM1213-06SM)	400 400 600	mW

www.BDhr://hemi.com/ON/

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
VP	Operating Supply Voltage (V <sub>P</sub> -V <sub>N</sub> )			3.3	5.5	V
Ι <sub>Ρ</sub>	Operating Supply Current	(V <sub>P</sub> -V <sub>N</sub> ) = 3.3 V			8.0	μA
V <sub>F</sub>	Diode Forward Voltage Top Diode Bottom Diode	I <sub>F</sub> = 8 mA; T <sub>A</sub> = 25°C	0.60 0.60	0.80 0.80	0.95 0.95	V
I <sub>LEAK</sub>	Channel Leakage Current	$T_A = 25^{\circ}C; V_P = 5 V, V_N = 0 V$		±0.1	±1.0	μA
C <sub>IN</sub>	Channel Input Capacitance	At 1 MHz, $V_P$ = 3.3 V, $V_N$ = 0 V, $V_{IN}$ = 1.65 V		1.0	1.5	pF
$\Delta C_{IN}$	Channel Input Capacitance Matching	At 1 MHz, $V_P$ = 3.3 V, $V_N$ = 0 V, $V_{IN}$ = 1.65 V		0.02		pF
C <sub>MUTUAL</sub>	Mutual Capacitance between signal pin and adjacent signal pin	At 1 MHz, $V_P$ = 3.3 V, $V_N$ = 0 V, $V_{IN}$ = 1.65 V		0.11		pF
V <sub>ESD</sub>	ESD Protection Peak Discharge Voltage at any channel input, in system Contact discharge per IEC 61000-4-2 standard	T <sub>A</sub> = 25°C (Notes 3 and 4)	±8			kV
V <sub>CL</sub>	Channel Clamp Voltage Positive Transients Negative Transients	T <sub>A</sub> = 25°C, I <sub>PP</sub> = 1 A, t <sub>P</sub> = 8/20 μS (Note 4)		+8.8 -1.4		V
R <sub>DYN</sub>	Dynamic Resistance Positive Transients Negative Transients	$I_{PP}$ = 1 A, t <sub>P</sub> = 8/20 µS Any I/O pin to Ground (Note 4)		0.7 0.4		Ω

### Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

1. All parameters specified at  $T_A = -40^{\circ}C$  to +85°C unless otherwise noted. 2. Human Body Model per MIL-STD-883, Method 3015,  $C_{Discharge} = 100 \text{ pF}$ ,  $R_{Discharge} = 1.5 \text{ K}\Omega$ ,  $V_P = 3.3 \text{ V}$ ,  $V_N$  grounded. 3. Standard IEC 61000-4-2 with  $C_{Discharge} = 150 \text{ pF}$ ,  $R_{Discharge} = 330 \Omega$ ,  $V_P = 3.3 \text{ V}$ ,  $V_N$  grounded. 4. These measurements performed with no external capacitor on  $V_P$  ( $V_P$  floating).

## www.BDhrinten.com/ON/

### **PERFORMANCE INFORMATION**

### Input Channel Capacitance Performance Curves




Figure 1. Typical Variation of C<sub>IN</sub> vs. V<sub>IN</sub> (f = 1 MHz, V<sub>P</sub> = 3.3 V, V<sub>N</sub> = 0 V, 0.1  $\mu$ F Chip Capacitor between V<sub>P</sub> and V<sub>N</sub>, 25°C)





Figure 2. Typical Variation of C<sub>IN</sub> vs. Temp (f = 1 MHz, V<sub>IN</sub> = 30 mV, V<sub>P</sub> = 3.3 V, V<sub>N</sub> = 0 V, 0.1  $\mu$ F Chip Capacitor between V<sub>P</sub> and V<sub>N</sub>)

### www.BDhtp://dhaemi.com.com/ON/

### **PERFORMANCE INFORMATION (Cont'd)**






Figure 3. Insertion Loss (S21) vs. Frequency (0 V DC Bias, V<sub>P</sub>=3.3 V)




Figure 4. Insertion Loss (S21) vs. Frequency (2.5 V DC Bias, V<sub>P</sub>=3.3 V)

### www.BDhtp://htemi.com.com/ON/

### APPLICATION INFORMATION

### **Design Considerations**

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Application of Positive ESD Pulse between Input Channel and Ground, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to power supply is represented by  $L_1$  and  $L_2$ . The voltage  $V_{CL}$  on the line being protected is:

### $V_{CL} = Fwd \text{ voltage drop of } D_1 + V_{SUPPLY} + L_1 x d(I_{ESD}) / dt + L_2 x d(I_{ESD}) / dt$

where I<sub>ESD</sub> is the ESD current pulse, and V<sub>SUPPLY</sub> is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000–4–2 standard results in a current pulse that rises from zero to 30 Amps in 1 ns. Here  $d(I_{ESD})/dt$  can be approximated by  $\Delta I_{ESD}/\Delta t$ , or 30/(1x10<sup>-9</sup>). So just 10 nH of series inductance (L<sub>1</sub> and L<sub>2</sub> combined) will lead to a 300 V increment in V<sub>CL</sub>!

Similarly for negative ESD pulses, parasitic series inductance from the  $V_N$  pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

The CM1213 has an integrated Zener diode between  $V_P$  and  $V_N$ . This greatly reduces the effect of supply rail inductance  $L_2$  on  $V_{CL}$  by clamping  $V_P$  at the breakdown voltage of the Zener diode. However, for the lowest possible  $V_{CL}$ , especially when  $V_P$  is biased at a voltage significantly below the Zener breakdown voltage, it is recommended that a 0.22  $\mu$ F ceramic chip capacitor be connected between  $V_P$  and the ground plane.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the  $V_P$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

### **Additional Information**

See also ON Semiconductor Application Note, "Design Considerations for ESD Protection", in the Applications section.





Figure 5. Application of Positive ESD Pulse between Input Channel and Ground

## www.BDhtp://dagemil.comcom/ON/


### PACKAGE DIMENSIONS

SOIC-8 EP CASE 751AC-01 ISSUE B




NOTES:

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
   DIMENSIONS IN MILLIMETERS (ANGLES)
- DIMENSIONS IN MILLIMETERS (ANGLES IN DEGREES).
   DIMENSION b DOES NOT INCLUDE
- 3. DIMENSION & DOES NOT INCLODE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION
- CONDITION. 4. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H.



**SOLDERING FOOTPRINT\*** 




\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


# www.BDhtp://nsemi.comcom/ON/

### PACKAGE DIMENSIONS


MSOP 8, 3x3 CASE 846AD-01 ISSUE O




SYMBOL	MIN	NOM	MAX	
А			1.10	
A1	0.05	0.10	0.15	
A2	0.75	0.85	0.95	
b	0.22		0.38	
с	0.13		0.23	
D	2.90	3.00	3.10	
E	4.80	4.90	5.00	
E1	2.90	3.00	3.10	
е		0.65 BSC		
L	0.40	0.60	0.80	
L1	0.95 REF			
L2	0.25 BSC			
θ	0°		6°	



SIDE VIEW



END VIEW






#### Notes:

- All dimensions are in millimeters. Angles in degrees.
  Complies with JEDEC MO-187.

# www.BD<sup>ht</sup><sup>b://Ins<sup>smi.com</sup>com</sup>


### PACKAGE DIMENSIONS

MSOP 10, 3x3 CASE 846AE-01 ISSUE O



SYMBOL	MIN	NOM	MAX	
А			1.10	
A1	0.00	0.05	0.15	
A2	0.75	0.85	0.95	
b	0.17		0.27	
с	0.13		0.23	
D	2.90	3.00	3.10	
E	4.75	4.90	5.05	
E1	2.90	3.00	3.10	
е		0.50 BSC		
L	0.40	0.60	0.80	
L1	0.95 REF			
L2	0.25 BSC			
θ	0°		8°	

**TOP VIEW** 




SIDE VIEW

#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MO-187.



FireWire is a registered trademark of Apple Computer, Inc. Optiguard is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use patent is SCILLC was negligent regarding the design or manufacture of the part. SCILC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

www.BDTIC.com/ON/

Phone: 421 33 790 2910

Phone: 81-3-5773-3850

Japan Customer Focus Center