## OBLC75805PE

CMOS IC

## 1/1 to 1/4 Duty General-Purpose LCD Display Driver with LED Driver

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com

## Overview

LC75805PE is the $1 / 1$ to $1 / 4$ duty general-purpose LCD display driver with the LED driver to use for the instrument panel display by control with the controller. In addition, LC75805PE is able to drive up to 48 LED and LCD of up to 140 segments directly, and has a built-in 7ch PWM function for brightness adjustment of LED. Furthermore, because of built-in the oscillator circuit, it is possible to reduce external resister and capacitor for oscillation.

## Features

- Switch of Static Drive, $1 / 2$ Duty Drive, $1 / 3$ Duty Drive and $1 / 4$ Duty Drive can be controlled by serial data. Static Drive (1/1 Duty Drive) : Capable of driving up to 38 segments.
1/2 Duty Drive : Capable of driving up to 74 segments.
1/3 Duty Drive : Capable of driving up to 108 segments.
1/4 Duty Drive : Capable of driving up to 140 segments.
- Frame frequency of common and segment output waveform can be controlled by serial data.
- Turning on/off LED can be controlled by serial data. (Capable of driving up to 48 LED)
- Built-in 7ch PWM function for brightness adjustment of LED. (Resolution of 128 steps)
- Frame frequency of LED driver output waveform can be controlled by serial data.
- Serial data input supports CCB format communication with the system controller. (Support 5V operation)
- Backup function and forced turning off all segments by power-saving mode can be controlled by serial data.
- Switch of the internal oscillator operating mode and the external clock operating mode can be controlled by serial data.
- High generality, since display data is displayed directly without the intervention of a decoder circuit.
- The INH pin allows the display to be forced to the off state.
- Built-in Oscillator circuit (Built-in resister and capacitor for oscillation)
- CCB is ON Semiconductor ${ }^{\circledR}$ 's original format. All addresses are managed by ON Semiconductor® for this format.
- CCB is a registered trademark of Semiconductor Components Industries, LLC.


## ORDERING INFORMATION

See detailed ordering and shipping information on page 34 of this data sheet.

LC75805PE
Specifications
Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}$ SS $=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {DD }}$ max | $\mathrm{V}_{\text {DD }}$ | -0.3 to +6.5 | V |
| Input voltage | $\mathrm{V}_{\text {IN }}{ }^{1}$ | CE, CL, DI, $\overline{\mathrm{INH}}, \mathrm{OSCI}$ | -0.3 to +6.5 | V |
| Output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | S1 to S38, COM1 to COM4 | -0.3 to $\mathrm{V}_{\mathrm{DD}^{+}} 0.3$ | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | LD1 to LD48 | -0.3 to +35 |  |
| Output current | $\mathrm{I}_{\text {OUT }}{ }^{1}$ | S1 to S38 | 300 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}^{\text {OUT }}{ }^{2}$ | COM1 to COM4 | 3 | mA |
|  | IOUT3 | LD1 to LD48 | 30 |  |
| Allowable power dissipation | Pd max | $\mathrm{Ta}=95^{\circ} \mathrm{C}$ | 400 | mW |
| Operating temperature | Topr |  | -40 to +95 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+95^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $V_{\text {DD }}$ | $V_{\text {DD }}$ | 4.5 |  | 5.5 | V |
| Input high-level voltage | $\mathrm{V}_{1 \mathrm{H}^{1}}$ | CE, CL, DI, $\overline{\mathrm{NH}}$ | $0.8 \mathrm{~V}_{\text {DD }}$ |  | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{IH}}{ }^{2}$ | OSCI | $0.8 \mathrm{~V}_{\text {DD }}$ |  | 5.5 |  |
| Input low-level voltage | $\mathrm{V}_{\text {IL }}{ }^{1}$ | CE, CL, DI, $\overline{\mathrm{NH}}$ | 0 |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V |
|  | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ | OSCI | 0 |  | $0.2 \mathrm{~V}_{\text {DD }}$ |  |
| Output pull-up voltage | VOUP | LD1 to LD48, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 0 |  | 30 | V |
| External clock operating frequency | ${ }^{\text {f }} \mathrm{CK}$ | OSCI, External clock operating mode [Fig 3] | 100 | 300 | 600 | kHz |
| External clock duty | DCK | OSCI, External clock operating mode [Fig 3] | 30 | 50 | 70 | \% |
| Data setup time | tds | CL, DI [Fig 1], [Fig 2] | 160 |  |  | ns |
| Data hold time | tdh | CL, DI [Fig 1], [Fig 2] | 160 |  |  | ns |
| CE wait time | tcp | CE, CL [Fig 1], [Fig 2] | 160 |  |  | ns |
| CE setup time | tcs | CE, CL [Fig 1], [Fig 2] | 160 |  |  | ns |
| CE hold time | tch | CE, CL [Fig 1], [Fig 2] | 160 |  |  | ns |
| High-level clock pulse width | t $\phi \mathrm{H}$ | CL [Fig 1], [Fig 2] | 160 |  |  | ns |
| Low-level clock pulse width | t $\dagger \mathrm{L}$ | CL [Fig 1], [Fig 2] | 160 |  |  | ns |
| Rise time | tr | CE, CL, DI [Fig 1], [Fig 2] |  | 160 |  | ns |
| Fall time | tf | CE, CL, DI [Fig 1], [Fig 2] |  | 160 |  | ns |
| $\overline{\mathrm{INH}}$ switching time | tc | $\overline{\mathrm{INH}}, \mathrm{CE} \quad$ [Fig 4], [Fig 5], [Fig 6], [Fig 7] | 10 |  |  | $\mu \mathrm{s}$ |

## LC75805PE

Electrical Characteristics for the Allowable Operating Ranges

| Parameter | Symbol | Pin | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | CE, CL, DI, $\overline{\mathrm{INH}}$ |  |  | $0.1 V_{\text {DD }}$ |  | V |
| Input high-level current | ${ }_{1 / \mathrm{H}}{ }^{1}$ | CE, CL, DI, $\overline{\mathrm{INH}}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{IIH}^{2}$ | OSCI | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 5.0 |  |
| Input low-level current | $\mathrm{IIL}^{1}$ | CE, CL, DI, $\overline{\mathrm{INH}}$ | $V_{1}=0 \mathrm{~V}$ | -5.0 |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{ILL}^{2}$ | OSCI | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ | -5.0 |  |  |  |
| Output OFF leak current | IOFFH | LD1 to LD48 | $\mathrm{V}_{\mathrm{O}}=30 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| Output high-level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | S1 to S38 | $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {DD }}{ }^{-0.9}$ |  |  | V |
|  | $\mathrm{VOH}^{2}$ | COM1 to COM4 | $\mathrm{I}^{\mathrm{O}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {DD }}{ }^{-0.9}$ |  |  |  |
| Output low-level voltage | $\mathrm{V}_{\mathrm{OL}}{ }^{1}$ | S1 to S38 | $\mathrm{I}^{\mathrm{O}}=20 \mu \mathrm{~A}$ |  |  | 0.9 | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | COM1 to COM4 | $\mathrm{I}^{\prime} \mathrm{O}=100 \mu \mathrm{~A}$ |  |  | 0.9 |  |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{3}$ | LD1 to LD48 | $\mathrm{I}^{\mathrm{O}}=20 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |
| Output middle-level voltage | $\mathrm{V}_{\text {MID }}{ }^{1}$ | S1 to S36 | $1 / 3$ bias $\mathrm{I}_{\mathrm{O}}= \pm 20 \mu \mathrm{~A}$ | $\begin{array}{r} 2 / 3 \mathrm{~V}_{\mathrm{DD}} \\ -0.9 \\ \hline \end{array}$ |  | $\begin{array}{r} 2 / 3 \mathrm{~V}_{\mathrm{DD}} \\ +0.9 \\ \hline \end{array}$ | V |
|  | $\mathrm{V}_{\text {MID }}{ }^{2}$ | S1 to S36 | $1 / 3$ bias $\mathrm{I}_{\mathrm{O}}= \pm 20 \mu \mathrm{~A}$ | $\begin{array}{r} 1 / 3 \mathrm{~V}_{\mathrm{DD}} \\ -0.9 \\ \hline \end{array}$ |  | $\begin{array}{r} 1 / 3 V_{\mathrm{DD}} \\ +0.9 \\ \hline \end{array}$ |  |
|  | $\mathrm{V}_{\mathrm{MID}^{3}}$ | COM1 to COM4 | $1 / 3$ bias $\mathrm{I}_{\mathrm{O}}= \pm 100 \mu \mathrm{~A}$ | $\begin{array}{r} 2 / 3 \mathrm{~V}_{\mathrm{DD}} \\ -0.9 \\ \hline \end{array}$ |  | $\begin{array}{r} 2 / 3 \mathrm{~V}_{\mathrm{DD}} \\ +0.9 \\ \hline \end{array}$ |  |
|  | $\mathrm{V}_{\text {MID }}{ }^{4}$ | COM1 to COM4 | $1 / 3$ bias $\mathrm{I}_{\mathrm{O}}= \pm 100 \mu \mathrm{~A}$ | $\begin{array}{r} 1 / 3 \mathrm{~V}_{\mathrm{DD}} \\ -0.9 \\ \hline \end{array}$ |  | $\begin{array}{r} 1 / 3 \mathrm{~V}_{\mathrm{DD}} \\ +0.9 \\ \hline \end{array}$ |  |
|  | $\mathrm{V}_{\text {MID }}{ }^{5}$ | COM1, COM2 | $1 / 2$ bias $\mathrm{I}_{\mathrm{O}}= \pm 100 \mu \mathrm{~A}$ | $\begin{array}{r} 1 / 2 \mathrm{~V}_{\mathrm{DD}} \\ -0.9 \\ \hline \end{array}$ |  | $\begin{array}{r} 1 / 2 \mathrm{~V}_{\mathrm{DD}} \\ +0.9 \\ \hline \end{array}$ |  |
| Oscillator frequency | fosc | Oscillator circuit | Internal oscillator operating mode | 240 | 300 | 360 | kHz |
| Current drain | ${ }^{\text {I DD }}{ }^{1}$ | $\mathrm{V}_{\text {DD }}$ | Power save mode |  |  | 15 | $\mu \mathrm{A}$ |
|  | ${ }^{\prime} \mathrm{DD}^{2}$ | $V_{\text {DD }}$ | $V_{D D}=5.5 \mathrm{~V}$ <br> Output open, Internal oscillator operating mode |  | 750 | 1500 |  |
|  | ${ }^{\prime} \mathrm{DD}^{3}$ | $\mathrm{V}_{\text {DD }}$ | $V_{D D}=5.5 \mathrm{~V}$ <br> Output open, <br> External clock operating mode $\begin{aligned} & \mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IH}}=0.9 \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{IL}} 2=0.1 \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |  | 750 | 1500 |  |

* Electrical Characteristics might be changed for the improvement without notice.

1. When CL is stopped at the low level.

CE

CL

DI

[Fig 1]
2. When CL is stopped at the high level.

[Fig 2]
3. OSCI pin clock timing in external clock operating mode.

OSCl


$$
\begin{aligned}
& \mathrm{f}_{\mathrm{CK}}=\frac{1}{\mathrm{t}_{\mathrm{CK}} \mathrm{H}+\mathrm{t}_{\mathrm{CK}} \mathrm{~L}}[\mathrm{kHz}] \\
& \mathrm{D}_{\mathrm{CK}}=\frac{\mathrm{t}_{\mathrm{CK}} \mathrm{H}}{\mathrm{t}_{\mathrm{CK}} \mathrm{H}+\mathrm{t}_{\mathrm{CK}} \mathrm{~L}} \times 100[\%]
\end{aligned}
$$

[Fig 3]

## Package Dimensions

unit : mm (typ)
3151A


## Pin Assignment



## Block Diagram



## LC75805PE

Pin Functions

| Symbol | Pin No. | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD1 to LD16 LD17 to LD32 LD33 to LD48 |  | These are LED driver output pins that display the display data for LED transferred by serial data input, and high- voltage open-drain output pins. (Pull-up voltage is 30 [V] maximum.) In addition, brightness adjustment of LED is possible by PWM function, too. | - | O | OPEN |
| COM1 <br> COM2/S38 <br> COM3/S37 <br> COM4/S36 | $\begin{aligned} & \hline 55 \\ & 56 \\ & 57 \\ & 58 \\ & \hline \end{aligned}$ | These are common driver output pins, and Frame frequency is fo [Hz]. COM2/S38, COM3/S37 and COM4/S36 are possible to be used as the segment output by control data. | - | O | OPEN |
| S35 to S1 | 59 to 93 | These are segment output pins that display the display data for LCD transferred by serial data input. | - | O | OPEN |
| OSCI | 96 | This is input pin for the external clock. <br> Input the clock whose frequency ( $\mathrm{f}_{\mathrm{CK}}$ ) is between 100 and $600[\mathrm{kHz}]$ at external clock operating mode. <br> Furthermore, connect to GND at internal oscillator operating mode. | - | 1 | GND |
| $\begin{aligned} & \text { CE } \\ & \text { CL } \\ & \text { DI } \end{aligned}$ | $\begin{gathered} 98 \\ 99 \\ 100 \end{gathered}$ | These are input pins for serial data transfer, and connect to the controller. <br> CE: Chip enable <br> CL: Synchronized clock <br> DI: Transfer data | $\begin{aligned} & \mathrm{H} \\ & \uparrow \end{aligned}$ | 1 | GND |
| $\overline{\mathrm{INH}}$ | 97 | Display off control input pin <br> - $\overline{\mathrm{INH}}=$ Low-level $\left(\mathrm{V}_{\mathrm{SS}}\right)$...Display forced off LD1 to LD48 = Z (High-impedance) <br> COM1 $=\mathrm{L}\left(\mathrm{V}_{\mathrm{SS}}\right)$ <br> COM2/S38 to COM4/S36 $=\mathrm{L}\left(\mathrm{V}_{\mathrm{SS}}\right)$ <br> S1 to S35 = L (VSS) <br> Internal oscillator operation is stopped. <br> External clock input is forbidden. <br> - $\overline{\mathrm{NH}}=$ High-level ( $\mathrm{V}_{\mathrm{DD}}$ )...Display on <br> Internal oscillator operation is possible. <br> (At Internal oscillator operating mode) <br> External clock input is possible. <br> (At External clock operating mode) <br> However, serial data can be transferred during turn off. | L | 1 | GND |
| $V_{\text {DD }}$ | 94 | This is power supply pin. <br> Supply the voltage between 4.5 V and 5.5 V . | - | - | - |
| $\mathrm{V}_{\text {SS }}$ | $\begin{gathered} \hline 1 \\ 18 \\ 19 \\ 36 \\ 37 \\ 54 \\ 95 \\ \hline \end{gathered}$ | These are power supply pins. Connect to GND. | - | - | - |

## Serial Data Transfer Format

1/4 Duty Drive

(1) When CL is stopped at the low level

CE $\qquad$


(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD ••• Direction Data

- CCB address "87H"
- D1 to D140 ........................... Display data for LCD
- OC Control data for switch of internal oscillator operating mode and external clock operating mode
- FC0 to FC3 Control data for setting of the frame frequency of common and segment output waveform
- DT0, DT1 Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
- SC ......................................... Control data for turning on/off segments
- BU ........................................ Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
- PF0 to PF3 Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 Display data for LED
-W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output
W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76
(2) When CL is stopped at the high level

(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD •• Direction Data
- CCB address " 87 H "
- D1 to D140 ........................... Display data for LCD
- OC ........................................ Control data for switch of internal oscillator operating mode and external clock operating mode
-FC0 to FC3 ........................... Control data for setting of the frame frequency of common and segment output waveform
-DT0, DT1 ............................. Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
-SC ......................................... Control data for turning on/off segments
- BU ....................................... Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
- PF0 to PF3 ............................ Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 ......................... Display data for LED
- W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76


## 1/3 Duty Drive

(1) When CL is stopped at the low level




(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD •• Direction Data

- CCB address "87H"
- D1 to D108 ........................... Display data for LCD
- OC ........................................ Control data for switch of internal oscillator operating mode and external clock operating mode
- FC0 to FC3 ........................... Control data for setting of the frame frequency of common and segment output waveform
- DT0, DT1 Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
- SC Control data for turning on/off segments
- BU ........................................ Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
- PF0 to PF3 ........................... Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 ......................... Display data for LED
-W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76
(2) When CL is stopped at the high level





|  |  |  |
| :---: | :---: | :---: |
|  | $\leftarrow \stackrel{\begin{array}{c} \text { Display data } \\ \text { for LED } \\ 48 \text { bits } \end{array}}{\substack{\text { ats }}} \stackrel{\text { Fixed data }}{12 \text { bits }} \rightarrow$ |  |


(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD •• Direction Data

- CCB address "87H"
- D1 to D108 ........................... Display data for LCD
- OC ........................................ Control data for switch of internal oscillator operating mode and external clock operating mode
- FC0 to FC3 ........................... Control data for setting of the frame frequency of common and segment output waveform
-DT0, DT1 ............................ Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
-SC ........................................ Control data for turning on/off segments
- BU ....................................... Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
- PF0 to PF3 ............................ Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 ......................... Display data for LED
-W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76


## 1/2 Duty Drive

(1) When CL is stopped at the low level

(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD •• Direction Data

- CCB address
"87H"
- D1 to D74 ............................. Display data for LCD
- OC ....................................... Control data for switch of internal oscillator operating mode and external clock operating mode
-FC0 to FC3 ........................... Control data for setting of the frame frequency of common and segment output waveform
-DT0, DT1 ............................. Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
-SC ......................................... Control data for turning on/off segments
- BU ....................................... Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
-PF0 to PF3 ............................ Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 ......................... Display data for LED
- W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76
(2) When CL is stopped at the high level

(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD •• Direction Data
- CCB address "87H"
-D1 to D74 ............................. Display data for LCD
- OC ....................................... Control data for switch of internal oscillator operating mode and external clock operating mode
-FC0 to FC3 ........................... Control data for setting of the frame frequency of common and segment output waveform
-DT0, DT1 ............................. Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
-SC ......................................... Control data for turning on/off segments
- BU ....................................... Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
- PF0 to PF3 ............................ Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 ......................... Display data for LED
- W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76

(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD •• Direction Data
- CCB address "87H"
- D1 to D38 ............................. Display data for LCD
- OC ........................................ Control data for switch of internal oscillator operating mode and external clock operating mode
- FC0 to FC3 ........................... Control data for setting of the frame frequency of common and segment output waveform
- DT0, DT1 Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
- SC Control data for turning on/off segments
-BU ....................................... Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
- PF0 to PF3 ........................... Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 ......................... Display data for LED
-W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76
(2) When CL is stopped at the high level

(Note 1) The input of serial data is taken in at the rising edge of CL, and latched at the falling edge of CE. In addition, this IC has the function that counts the number of CL clock to receive the correct serial data. That is to say, because it isn't latched at the falling edge of CE when the number of the count of CL in each serial data is wrong, receiving wrong serial data can be prevented.
(Note 2) DD •• Direction Data
- CCB address "87H"
- D1 to D38 ............................. Display data for LCD
- OC ....................................... Control data for switch of internal oscillator operating mode and external clock operating mode
-FC0 to FC3 ........................... Control data for setting of the frame frequency of common and segment output waveform
-DT0, DT1 ............................. Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD
-SC ......................................... Control data for turning on/off segments
- BU ....................................... Control data for switch of Normal mode and Power-saving mode
- L1A, L1B, L1C to L48A, ...... Control data for Ch settings of PWM circuits that adjust brightness of LED L48B, L48C
- PF0 to PF3 ............................ Control data for setting of the frame frequency of LED driver output waveform
- LT1 to LT48 ......................... Display data for LED
- W10 to W16, W20 to W26,... PWM data of PWM circuits of LED driver output W30 to W36, W40 to W46, W50 to W56, W60 to W66 W70 to W76


## LC75805PE

## Control data Functions

(1) OC ... Control data for switch of internal oscillator operating mode and external clock operating mode This control data bit selects either the internal oscillator operating mode or external clock operating mode.

| OC | Fundamental clock operating mode | Input pin (OSCI) state |
| :---: | :---: | :---: |
| 0 | Internal oscillator operating mode | Connect to GND |
| 1 | External clock operating mode | Input the clock (f $\mathrm{CK}=100$ to $600[\mathrm{kHz}])$ <br> from the outside |

(2) FC0 to FC3 ... Control data for setting of the frame frequency of common and segment output waveform These control data bits set the frame frequency of common and segment output waveform.

| FC0 | FC1 | FC2 | FC3 | Frame frequency of common and segment output waveform fo [ Hz$]$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Internal oscillator operating mode <br> (Control data OC ="0", $\text { fosc }=300[\mathrm{kHz}] \text { typ })$ | External clock operating mode <br> (Control data OC="1", $\left.\mathrm{f}_{\mathrm{CK}}=300[\mathrm{kHz}] \mathrm{typ}\right)$ |
| 0 | 0 | 0 | 0 | fosc/4992 | ${ }^{\text {f }}$ K/4992 |
| 1 | 0 | 0 | 0 | fosc/4608 | ${ }^{\text {f }}$ KK/4608 |
| 0 | 1 | 0 | 0 | fosc/4224 | $\mathrm{f}_{\mathrm{CK}} / 4224$ |
| 1 | 1 | 0 | 0 | fosc/3840 | ${ }^{\text {f }}$ CK/3840 |
| 0 | 0 | 1 | 0 | fosc/3456 | $\mathrm{f}_{\text {CK/3456 }}$ |
| 1 | 0 | 1 | 0 | fosc/3072 | $\mathrm{f}_{\text {CK/3072 }}$ |
| 0 | 1 | 1 | 0 | fosc/2688 | $\mathrm{f}_{\mathrm{CK}} / 2688$ |
| 1 | 1 | 1 | 0 | fosc/2496 | ${ }^{\text {f CK }}$ /2496 |
| 0 | 0 | 0 | 1 | fosc/2448 | ${ }^{\text {f }}$ CK/2448 |
| 1 | 0 | 0 | 1 | fosc/2304 | $\mathrm{f}_{\mathrm{CK}} / 2304$ |
| 0 | 1 | 0 | 1 | fosc/2112 | $\mathrm{f}_{\mathrm{CK}} / 2112$ |
| 1 | 1 | 0 | 1 | fosc/1920 | $\mathrm{f}_{\mathrm{CK}} / 1920$ |
| 0 | 0 | 1 | 1 | fosc/1728 | $\mathrm{f}_{\mathrm{CK}} / 1728$ |
| 1 | 0 | 1 | 1 | fosc/1536 | ${ }_{\text {f }}{ }^{\prime} / 1536$ |
| 0 | 1 | 1 | 1 | fosc/1344 | $\mathrm{f}_{\mathrm{CK}} / 1344$ |
| 1 | 1 | 1 | 1 | fosc/1152 | $\mathrm{f}_{\mathrm{CK}} / 1152$ |

(3) DT0, DT1 ... Control data for setting of drive scheme (setting of $1 / 1$ to $1 / 4$ Duty Drive scheme) of LCD These control bits select 1/4-Duty 1/3-Bias Drive, 1/3-Duty 1/3-Bias Drive, 1/2-Duty 1/2-Bias Drive, or Static Drive (1/1-Duty Drive) of LCD.

| DT0 | DT1 | Drive scheme for LCD | Each pin state |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM2/S38 | COM3/S37 | COM4/S36 |
| 0 | 0 | 1/4-Duty 1/3-Bias Drive | COM2 | COM3 | COM4 |
| 1 | 0 | 1/3-Duty 1/3-Bias Drive | COM2 | COM3 | S36 |
| 0 | 1 | 1/2-Duty 1/2-Bias Drive | COM2 | S37 | S36 |
| 1 | 1 | Static Drive (1/1-Duty Drive) | S38 | S 37 | S 36 |

Note) COM2 to COM4: Common output / S38 to S36: Segment output
(4) SC ... Control data for turning on/off segments

This control data bit controls the on/off state of the segments.

| SC | Display state |
| :---: | :---: |
| 0 | On |
| 1 | Off |

Note that when the segments are turned off by setting SC to 1 , the segments are turning off by outputting segment off waveforms from the segment output pins.

## LC75805PE

(5) BU ... Control data for switch of Normal mode and Power-saving mode This control data bit selects either Normal mode or Power-saving mode.

| BU | Mode |
| :---: | :--- |
| 0 | Normal mode |
| 1 | $\left.\begin{array}{l}\text { Power-saving mode } \\ {\left[\begin{array}{l}\text { The oscillation of internal oscillator circuit is stopped when internal oscillator operating mode }(O C=[0]), \text { and the receiving of external } \\ \text { clock isn't admitted when external clock operating mode }(O C=[1]) . ~ I n ~ a d d i t i o n, ~ c o m m o n ~ a n d ~ s e g m e n t ~ o u t p u t ~ p i n s ~ a r e ~ \\ \text { LED driver output pins are High impedance. }\end{array}\right.} \\ \hline\end{array}\right]$ |

(6) L1A, L1B, L1C to L48A, L48B, L48C ... Control data for Ch settings of PWM circuits that adjust brightness of LED These control data bits set the Ch of PWM circuit for LED driver output pins, LD1 to LD48.

| LnA | LnB | LnC | Ch of PWM circuit for LED driver output LDn |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PWM circuit is not selected. |
| 1 | 0 | 0 | (The setting of turning on/off of the duty 100\% by Display data LTn for LED is possible.) |
| 0 | 1 | 0 | PWM circuit (Ch1) is selected. |
| 1 | 1 | 0 | PWM circuit (Ch2) is selected. |
| 0 | 0 | 1 | PWM circuit (Ch3) is selected. |
| 1 | 0 | 1 | PWM circuit (Ch4) is selected. |
| 0 | 1 | 1 | PWM circuit (Ch5) is selected. |
| 1 | 1 | 1 | PWM circuit (Ch6) is selected. |
| 1 |  | PWM circuit (Ch7) is selected. |  |

Note) LnA, LnB, LnC ( $\mathrm{n}=1$ to 48) data are control data that set the Ch of PWM circuit for LED driver output pins LDn ( $\mathrm{n}=1$ to 48).
For example, if $(\mathrm{L} 1 \mathrm{~A}, \mathrm{~L} 1 \mathrm{~B}, \mathrm{~L} 1 \mathrm{C})=(1,0,0),(\mathrm{L} 11 \mathrm{~A}, \mathrm{~L} 11 \mathrm{~B}, \mathrm{~L} 11 \mathrm{C})=(1,1,0)$ and $(\mathrm{L} 21 \mathrm{~A}, \mathrm{~L} 21 \mathrm{~B}, \mathrm{~L} 21 \mathrm{C})=(0$, 1,1 ) is set, LED driver output pin LD1 select PWM circuit (Ch1) and LED driver output pin LD11 select PWM circuit (Ch3) and LED driver output pin LD21 select PWM circuit (Ch6).
(7) PF0 to PF3 ... Control data for setting of the frame frequency of LED driver output waveform

These control data bits set the frame frequency of LED driver output waveform of LED output pin setting PWM circuit (Ch1 to Ch7).

| PFO | PF1 | PF2 | PF3 | Frame frequency of LED driver output waveform $\mathrm{fp}[\mathrm{Hz}]$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Internal oscillator operating mode (Control data OC ="0", fosc = $300[\mathrm{kHz}]$ typ) | External clock operating mode (Control data OC ="1", $\left.\mathrm{f}_{\mathrm{CK}}=300[\mathrm{kHz}] \mathrm{typ}\right)$ |
| 0 | 0 | 0 | 0 | fosc/1664 | $\mathrm{f}_{\mathrm{CK}} / 1664$ |
| 1 | 0 | 0 | 0 | fosc/1536 | $\mathrm{f}_{\mathrm{CK}} / 1536$ |
| 0 | 1 | 0 | 0 | fosc/1408 | $\mathrm{f}_{\mathrm{CK}} / 1408$ |
| 1 | 1 | 0 | 0 | fosc/1280 | ${ }^{\text {f CK }}$ /1280 |
| 0 | 0 | 1 | 0 | fosc/1152 | $\mathrm{f}_{\text {CK }} / 1152$ |
| 1 | 0 | 1 | 0 | fosc/1024 | ${ }^{\text {f }}$ KK/1024 |
| 0 | 1 | 1 | 0 | fosc/896 | $\mathrm{f}_{\mathrm{CK}} / 896$ |
| 1 | 1 | 1 | 0 | fosc/768 | ${ }^{\text {f }}$ CK 1768 |
| 0 | 0 | 0 | 1 | fosc/640 | $\mathrm{f}_{\mathrm{CK}} / 640$ |
| 1 | 0 | 0 | 1 | fosc/512 | $\mathrm{f}_{\mathrm{CK}} / 512$ |

Note) If (PF0, PF1, PF2, PF3) $=(\mathrm{X}, 1,0,1),(\mathrm{X}, \mathrm{X}, 1,1)$ are set, the frame frequency (fosc/1408, fCK/1408) of setting $(\mathrm{PF} 0, \mathrm{PF} 1, \mathrm{PF} 2, \mathrm{PF} 3)=(0,1,0,0)$ is selected.
(8) W10 to W16, W20 to W26, W30 to W36, W40 to W46, W50 to W56, W60 to W66, W70 to W76
... PWM data of PWM circuit for LED driver output
These control data bits set LED lighting time per 1 frame of LED driver output waveform of LED driver output pin setting PWM circuit (Ch1 to Ch7).

| Wn0 | Wn1 | Wn2 | Wn3 | Wn4 | Wn5 | Wn6 | LED lighting time per 1 frame | Wn0 | Wn1 | Wn2 | Wn3 | Wn4 | Wn5 | Wn6 | LED lighting time per 1 frame |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $(1 / 128) \times$ Tp | 0 | 0 | 0 | 0 | 0 | 0 | 1 | (65/128) $\times$ Tp |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | $(2 / 128) \times$ Tp | 1 | 0 | 0 | 0 | 0 | 0 | 1 | $(66 / 128) \times$ Tp |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | $(3 / 128) \times$ Tp | 0 | 1 | 0 | 0 | 0 | 0 | 1 | $(67 / 128) \times$ Tp |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | $(4 / 128) \times$ Tp | 1 | 1 | 0 | 0 | 0 | 0 | 1 | $(68 / 128) \times$ Tp |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | (5/128) $\times$ Tp | 0 | 0 | 1 | 0 | 0 | 0 | 1 | (69/128) $\times$ Tp |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | $(6 / 128) \times$ Tp | 1 | 0 | 1 | 0 | 0 | 0 | 1 | (70/128) $\times$ Tp |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | $(7 / 128) \times$ Tp | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $(71 / 128) \times$ Tp |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | $(8 / 128) \times$ Tp | 1 | 1 | 1 | 0 | 0 | 0 | 1 | $(72 / 128) \times$ Tp |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | $(9 / 128) \times$ Tp | 0 | 0 | 0 | 1 | 0 | 0 | 1 | (73/128) $\times$ Tp |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | $(10 / 128) \times$ Tp | 1 | 0 | 0 | 1 | 0 | 0 | 1 | (74/128) $\times$ Tp |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | $(11 / 128) \times$ Tp | 0 | 1 | 0 | 1 | 0 | 0 | 1 | (75/128) $\times$ Tp |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | $(12 / 128) \times$ Tp | 1 | 1 | 0 | 1 | 0 | 0 | 1 | $(76 / 128) \times$ Tp |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | $(13 / 128) \times$ Tp | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $(77 / 128) \times$ Tp |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | $(14 / 128) \times$ Tp | 1 | 0 | 1 | 1 | 0 | 0 | 1 | $(78 / 128) \times$ Tp |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | $(15 / 128) \times$ Tp | 0 | 1 | 1 | 1 | 0 | 0 | 1 | (79/128) $\times$ Tp |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | $(16 / 128) \times$ Tp | 1 | 1 | 1 | 1 | 0 | 0 | 1 | (80/128) $\times$ Tp |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | $(17 / 128) \times$ Tp | 0 | 0 | 0 | 0 | 1 | 0 | 1 | (81/128) $\times$ Tp |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | $(18 / 128) \times$ Tp | 1 | 0 | 0 | 0 | 1 | 0 | 1 | (82/128) $\times$ Tp |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | $(19 / 128) \times$ Tp | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $(83 / 128) \times$ Tp |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | $(20 / 128) \times$ Tp | 1 | 1 | 0 | 0 | 1 | 0 | 1 | (84/128) $\times$ Tp |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | $(21 / 128) \times$ Tp | 0 | 0 | 1 | 0 | 1 | 0 | 1 | (85/128) $\times$ Tp |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | $(22 / 128) \times$ Tp | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $(86 / 128) \times$ Tp |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | $(23 / 128) \times$ Tp | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $(87 / 128) \times$ Tp |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | $(24 / 128) \times$ Tp | 1 | 1 | 1 | 0 | 1 | 0 | 1 | $(88 / 128) \times$ Tp |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | $(25 / 128) \times$ Tp | 0 | 0 | 0 | 1 | 1 | 0 | 1 | (89/128) $\times$ Tp |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | $(26 / 128) \times$ Tp | 1 | 0 | 0 | 1 | 1 | 0 | 1 | (90/128) $\times$ Tp |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | $(27 / 128) \times$ Tp | 0 | 1 | 0 | 1 | 1 | 0 | 1 | (91/128) $\times$ Tp |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | $(28 / 128) \times$ Tp | 1 | 1 | 0 | 1 | 1 | 0 | 1 | $(92 / 128) \times$ Tp |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | $(29 / 128) \times$ Tp | 0 | 0 | 1 | 1 | 1 | 0 | 1 | $(93 / 128) \times$ Tp |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | $(30 / 128) \times$ Tp | 1 | 0 | 1 | 1 | 1 | 0 | 1 | $(94 / 128) \times$ Tp |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | $(31 / 128) \times$ Tp | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $(95 / 128) \times$ Tp |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | $(32 / 128) \times$ Tp | 1 | 1 | 1 | 1 | 1 | 0 | 1 | (96/128) $\times$ Tp |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | $(33 / 128) \times$ Tp | 0 | 0 | 0 | 0 | 0 | 1 | 1 | (97/128) $\times$ Tp |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | $(34 / 128) \times$ Tp | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $(98 / 128) \times$ Tp |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | $(35 / 128) \times$ Tp | 0 | 1 | 0 | 0 | 0 | 1 | 1 | (99/128) $\times$ Tp |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | $(36 / 128) \times$ Tp | 1 | 1 | 0 | 0 | 0 | 1 | 1 | $(100 / 128) \times$ Tp |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | $(37 / 128) \times$ Tp | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $(101 / 128) \times$ Tp |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | $(38 / 128) \times$ Tp | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $(102 / 128) \times$ Tp |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | $(39 / 128) \times$ Tp | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $(103 / 128) \times$ Tp |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | $(40 / 128) \times$ Tp | 1 | 1 | 1 | 0 | 0 | 1 | 1 | $(104 / 128) \times$ Tp |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | $(41 / 128) \times$ Tp | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $(105 / 128) \times$ Tp |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | $(42 / 128) \times$ Tp | 1 | 0 | 0 | 1 | 0 | 1 | 1 | $(106 / 128) \times$ Tp |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | $(43 / 128) \times$ Tp | 0 | 1 | 0 | 1 | 0 | 1 | 1 | $(107 / 128) \times$ Tp |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | $(44 / 128) \times$ Tp | 1 | 1 | 0 | 1 | 0 | 1 | 1 | $(108 / 128) \times$ Tp |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | $(45 / 128) \times$ Tp | 0 | 0 | 1 | 1 | 0 | 1 | 1 | $(109 / 128) \times$ Tp |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | $(46 / 128) \times$ Tp | 1 | 0 | 1 | 1 | 0 | 1 | 1 | $(110 / 128) \times$ Tp |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | $(47 / 128) \times$ Tp | 0 | 1 | 1 | 1 | 0 | 1 | 1 | $(111 / 128) \times$ Tp |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | $(48 / 128) \times$ Tp | 1 | 1 | 1 | 1 | 0 | 1 | 1 | $(112 / 128) \times$ Tp |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | $(49 / 128) \times$ Tp | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $(113 / 128) \times$ Tp |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | $(50 / 128) \times$ Tp | 1 | 0 | 0 | 0 | 1 | 1 | 1 | $(114 / 128) \times$ Tp |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | (51/128) $\times$ Tp | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $(115 / 128) \times$ Tp |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | $(52 / 128) \times$ Tp | 1 | 1 | 0 | 0 | 1 | 1 | 1 | $(116 / 128) \times$ Tp |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | $(53 / 128) \times$ Tp | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $(117 / 128) \times$ Tp |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | $(54 / 128) \times$ Tp | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $(118 / 128) \times$ Tp |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | $(55 / 128) \times$ Tp | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $(119 / 128) \times$ Tp |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | $(56 / 128) \times$ Tp | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $(120 / 128) \times$ Tp |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | $(57 / 128) \times$ Tp | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $(121 / 128) \times$ Tp |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | $(58 / 128) \times$ Tp | 1 | 0 | 0 | 1 | 1 | 1 | 1 | $(122 / 128) \times$ Tp |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | $(59 / 128) \times$ Tp | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $(123 / 128) \times$ Tp |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | (60/128) $\times$ Tp | 1 | 1 | 0 | 1 | 1 | 1 | 1 | $(124 / 128) \times$ Tp |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | $(61 / 128) \times$ Tp | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $(125 / 128) \times$ Tp |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | $(62 / 128) \times$ Tp | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $(126 / 128) \times$ Tp |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | $(63 / 128) \times$ Tp | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $(127 / 128) \times$ Tp |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | (64/128) $\times$ Tp | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $(128 / 128) \times$ Tp |

Note) W10 to W16 : PWM data of PWM circuit (Ch1) / W20 to W26 : PWM data of PWM circuit (Ch2)
W30 to W36 : PWM data of PWM circuit (Ch3) / W40 to W46 : PWM data of PWM circuit (Ch4)
W50 to W56 : PWM data of PWM circuit (Ch5) / W60 to W66 : PWM data of PWM circuit (Ch6)
W70 to W76 : PWM data of PWM circuit (Ch7)

$$
T p=\frac{1}{f p}
$$

## LC75805PE

Descriptions of Display data for LCD
(1) Correspondence of output pins to display data for LCD at $1 / 4$ Duty Drive

| Output Pin | COM1 | COM2 | COM3 | COM4 |
| :---: | :---: | :---: | :---: | :---: |
| S1 | D1 | D2 | D3 | D4 |
| S2 | D5 | D6 | D7 | D8 |
| S3 | D9 | D10 | D11 | D12 |
| S4 | D13 | D14 | D15 | D16 |
| S5 | D17 | D18 | D19 | D20 |
| S6 | D21 | D22 | D23 | D24 |
| S7 | D25 | D26 | D27 | D28 |
| S8 | D29 | D30 | D31 | D32 |
| S9 | D33 | D34 | D35 | D36 |
| S10 | D37 | D38 | D39 | D40 |
| S11 | D41 | D42 | D43 | D44 |
| S12 | D45 | D46 | D47 | D48 |
| S13 | D49 | D50 | D51 | D52 |
| S14 | D53 | D54 | D55 | D56 |
| S15 | D57 | D58 | D59 | D60 |
| S16 | D61 | D62 | D63 | D64 |
| S17 | D65 | D66 | D67 | D68 |
| S18 | D69 | D70 | D71 | D72 |


| Output Pin | COM1 | COM2 | COM3 | COM4 |
| :---: | :---: | :---: | :---: | :---: |
| S19 | D73 | D74 | D75 | D76 |
| S20 | D77 | D78 | D79 | D80 |
| S21 | D81 | D82 | D83 | D84 |
| S22 | D85 | D86 | D87 | D88 |
| S23 | D89 | D90 | D91 | D92 |
| S24 | D93 | D94 | D95 | D96 |
| S25 | D97 | D98 | D99 | D100 |
| S26 | D101 | D102 | D103 | D104 |
| S27 | D105 | D106 | D107 | D108 |
| S28 | D109 | D110 | D111 | D112 |
| S29 | D113 | D114 | D115 | D116 |
| S30 | D117 | D118 | D119 | D120 |
| S31 | D121 | D122 | D123 | D124 |
| S32 | D125 | D126 | D127 | D128 |
| S33 | D129 | D130 | D131 | D132 |
| S34 | D133 | D134 | D135 | D136 |
| S35 | D137 | D138 | D139 | D140 |

For example, the table below lists the output states for the S21 output pin.

| Display data |  |  |  | Output pin (S21) state |
| :---: | :---: | :---: | :---: | :--- |
| D81 | D82 | D83 | D84 |  |
| 0 | 0 | 0 | 0 | The LCD segments corresponding to COM1, COM2, COM3 and COM4 are off. |
| 0 | 0 | 0 | 1 | The LCD segment corresponding to COM4 is on. |
| 0 | 0 | 1 | 0 | The LCD segment corresponding to COM3 is on. |
| 0 | 0 | 1 | 1 | The LCD segments corresponding to COM3 and COM4 are on. |
| 0 | 1 | 0 | 0 | The LCD segment corresponding to COM2 is on. |
| 0 | 1 | 0 | 1 | The LCD segments corresponding to COM2 and COM4 are on. |
| 0 | 1 | 1 | 0 | The LCD segments corresponding to COM2 and COM3 are on. |
| 0 | 1 | 1 | 1 | The LCD segments corresponding to COM2, COM3 and COM4 are on. |
| 1 | 0 | 0 | 0 | The LCD segment corresponding to COM1 is on. |
| 1 | 0 | 0 | 1 | The LCD segments corresponding to COM1 and COM4 are on. |
| 1 | 0 | 1 | 0 | The LCD segments corresponding to COM1 and COM3 are on. |
| 1 | 0 | 1 | 1 | The LCD segments corresponding to COM1, COM3 and COM4 are on. |
| 1 | 1 | 0 | 0 | The LCD segments corresponding to COM1 and COM2 are on. |
| 1 | 1 | 0 | 1 | The LCD segments corresponding to COM1, COM2 and COM4 are on. |
| 1 | 1 | 1 | 0 | The LCD segments corresponding to COM1, COM2 and COM3 are on. |
| 1 | 1 | 1 | 1 | The LCD segments corresponding to COM1, COM2, COM3 and COM4 are on. |

## LC75805PE

(2) Correspondence of output pins to display data for LCD at $1 / 3$ Duty Drive

| Output Pin | COM1 | COM2 | COM3 |
| :---: | :---: | :---: | :---: |
| S1 | D1 | D2 | D3 |
| S2 | D4 | D5 | D6 |
| S3 | D7 | D8 | D9 |
| S4 | D10 | D11 | D12 |
| S5 | D13 | D14 | D15 |
| S6 | D16 | D17 | D18 |
| S7 | D19 | D20 | D21 |
| S8 | D22 | D23 | D24 |
| S9 | D25 | D26 | D27 |
| S10 | D28 | D29 | D30 |
| S11 | D31 | D32 | D33 |
| S12 | D34 | D35 | D36 |
| S13 | D37 | D38 | D39 |
| S14 | D40 | D41 | D42 |
| S15 | D43 | D44 | D45 |
| S16 | D46 | D47 | D48 |
| S17 | D49 | D50 | D51 |
| S18 | D52 | D53 | D54 |
| S19 | D55 | D56 | D57 |


| Output Pin | COM1 | COM2 | COM3 |
| :---: | :---: | :---: | :---: |
| S20 | D58 | D59 | D60 |
| S21 | D61 | D62 | D63 |
| S22 | D64 | D65 | D66 |
| S23 | D67 | D68 | D69 |
| S24 | D70 | D71 | D72 |
| S25 | D73 | D74 | D75 |
| S26 | D76 | D77 | D78 |
| S27 | D79 | D80 | D81 |
| S28 | D82 | D83 | D84 |
| S29 | D85 | D86 | D87 |
| S30 | D88 | D89 | D90 |
| S31 | D91 | D92 | D93 |
| S32 | D94 | D95 | D96 |
| S33 | D97 | D98 | D99 |
| S34 | D100 | D101 | D102 |
| S35 | D103 | D104 | D105 |
| S36/COM4 | D106 | D107 | D108 |

Note) S36/COM4 pin is selected segment output.
For example, the table below lists the output states for the S21 output pin.

| Display data |  |  | Output pin (S21) state |
| :---: | :---: | :---: | :--- |
| D61 | D62 | D63 |  |
| 0 | 0 | 0 | The LCD segments corresponding to COM1, COM2 and COM3 are off. |
| 0 | 0 | 1 | The LCD segment corresponding to COM3 is on. |
| 0 | 1 | 0 | The LCD segment corresponding to COM2 is on. |
| 0 | 1 | 1 | The LCD segments corresponding to COM2 and COM3 are on. |
| 1 | 0 | 0 | The LCD segment corresponding to COM1 is on. |
| 1 | 0 | 1 | The LCD segments corresponding to COM1 and COM3 are on. |
| 1 | 1 | 0 | The LCD segments corresponding to COM1 and COM2 are on. |
| 1 | 1 | 1 | The LCD segments corresponding to COM1, COM2 and COM3 are on. |

## LC75805PE

(3) Correspondence of output pins to display data for LCD at $1 / 2$ Duty Drive

| Output Pin | COM1 | COM2 | Output Pin | COM1 | COM2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | D1 | D2 | S20 | D39 | D40 |
| S2 | D3 | D4 | S21 | D41 | D42 |
| S3 | D5 | D6 | S22 | D43 | D44 |
| S4 | D7 | D8 | S23 | D45 | D46 |
| S5 | D9 | D10 | S24 | D47 | D48 |
| S6 | D11 | D12 | S25 | D49 | D50 |
| S7 | D13 | D14 | S26 | D51 | D52 |
| S8 | D15 | D16 | S27 | D53 | D54 |
| S9 | D17 | D18 | S28 | D55 | D56 |
| S10 | D19 | D20 | S29 | D57 | D58 |
| S11 | D21 | D22 | S30 | D59 | D60 |
| S12 | D23 | D24 | S31 | D61 | D62 |
| S13 | D25 | D26 | S32 | D63 | D64 |
| S14 | D27 | D28 | S33 | D65 | D66 |
| S15 | D29 | D30 | S34 | D67 | D68 |
| S16 | D31 | D32 | S35 | D69 | D70 |
| S17 | D33 | D34 | S36/COM4 | D71 | D72 |
| S18 | D35 | D36 | S37/COM3 | D73 | D74 |

Note) S36/COM4 and S37/COM3 pins are selected segment output.
For example, the table below lists the output states for the S21 output pin.

| Display data |  | Output pin (S21) state |
| :---: | :---: | :--- |
| D41 | D42 |  |
| 0 | 0 | The LCD segments corresponding to COM1 and COM2 are off. |
| 0 | 1 | The LCD segment corresponding to COM2 is on. |
| 1 | 0 | The LCD segment corresponding to COM1 is on. |
| 1 | 1 | The LCD segment corresponding to COM1 and COM2 are on. |

## LC75805PE

(4) Correspondence of output pins to display data for LCD at Static Drive (1/1 Duty Drive)

| Output Pin | COM1 |
| :---: | :---: |
| S1 | D1 |
| S2 | D2 |
| S3 | D3 |
| S4 | D4 |
| S5 | D5 |
| S6 | D6 |
| S7 | D7 |
| S8 | D8 |
| S9 | D9 |
| S10 | D10 |
| S11 | D11 |
| S12 | D12 |
| S13 | D13 |
| S14 | D14 |
| S15 | D15 |
| S16 | D16 |
| S17 | D17 |
| S18 | D18 |
| S19 | D19 |
| S20 | D20 |


| Output Pin | COM1 |
| :---: | :---: |
| S21 | D21 |
| S22 | D22 |
| S23 | D23 |
| S24 | D24 |
| S25 | D25 |
| S26 | D26 |
| S27 | D27 |
| S28 | D28 |
| S29 | D29 |
| S30 | D30 |
| S31 | D31 |
| S32 | D32 |
| S33 | D33 |
| S34 | D34 |
| S35 | D35 |
| S36/COM4 | D36 |
| S37/COM3 | D37 |
| S38/COM2 | D38 |

Note) S36/COM4, S37/COM3 and S38/COM2 pins are selected segment output.
For example, the table below lists the output states for the S21 output pin.

| Display data | Output pin (S21) state |  |
| :---: | :--- | :---: |
| D21 |  |  |
| 0 | The LCD segment to COM1 is off. |  |
| 1 | The LCD segment to COM1 is on. |  |

LC75805PE
Correspondence of output pins to display data for LED

| Output Pin | Display data | Output Pin | Display data |
| :---: | :---: | :---: | :---: |
| LD1 | LT1 | LD25 | LT25 |
| LD2 | LT2 | LD26 | LT26 |
| LD3 | LT3 | LD27 | LT27 |
| LD4 | LT4 | LD28 | LT28 |
| LD5 | LT5 | LD29 | LT29 |
| LD6 | LT6 | LD30 | LT30 |
| LD7 | LT7 | LD31 | LT31 |
| LD8 | LT8 | LD32 | LT32 |
| LD9 | LT9 | LD33 | LT33 |
| LD10 | LT10 | LD34 | LT34 |
| LD11 | LT11 | LD35 | LT35 |
| LD12 | LT12 | LD36 | LT36 |
| LD13 | LT13 | LD37 | LT37 |
| LD14 | LT14 | LD38 | LT38 |
| LD15 | LT15 | LD39 | LT39 |
| LD16 | LT16 | LD40 | LT40 |
| LD17 | LT17 | LD41 | LT41 |
| LD18 | LT18 | LD42 | LT42 |
| LD19 | LT19 | LD43 | LT43 |
| LD20 | LT20 | LD44 | LT44 |
| LD21 | LT21 | LD45 | LT45 |
| LD22 | LT22 | LD46 | LT46 |
| LD23 | LT23 | LD47 | LT47 |
| LD24 | LT24 | LD48 | LT48 |

For example, the table below lists the output states for the LD21 output pin.

| Display <br> data | Output pin (LD21) state |
| :---: | :---: |
| LT21 |  |
| 0 | LED is off. (High impedance output) |
| 1 | LED is on. <br> Note) If $(\mathrm{L} 21 \mathrm{~A}, \mathrm{~L} 21 \mathrm{~B}, \mathrm{~L} 21 \mathrm{C})=(0,0,0)$ is set, the LED by $100 \%$ duty is on. <br> If $($ L21A, L21B, L21C $)=(1,0,0)$ is set, the LED depending on the contents of PWM data, <br> W10 to W16, of PWM circuit (Ch1) is on. <br> If $($ L21A, L21B, L21C $)=(0,1,0)$ is set, the LED depending on the contents of PWM data, W20 to W26, of PWM circuit (Ch2) is on. <br> If $(\mathrm{L} 21 \mathrm{~A}, \mathrm{~L} 21 \mathrm{~B}, \mathrm{~L} 21 \mathrm{C})=(1,1,0)$ is set, the LED depending on the contents of PWM data, W30 to W36, of PWM circuit (Ch3) is on. <br> If $($ L21A, L21B, L21C $)=(0,0,1)$ is set, the LED depending on the contents of PWM data, W40 to W46, of PWM circuit (Ch4) is on. <br> If $($ L21A, L21B, L21C $)=(1,0,1)$ is set, the LED depending on the contents of PWM data, W50 to W56, of PWM circuit (Ch5) is on. <br> If $($ L21A, L21B, L21C $)=(0,1,1)$ is set, the LED depending on the contents of PWM data, W60 to W66, of PWM circuit (Ch6) is on. <br> If $($ L21A, L21B, L21C $)=(1,1,1)$ is set, the LED depending on the contents of PWM data, W70 to W76, of PWM circuit (Ch7) is on. |

## LC75805PE

## LCD drive waveform (1/4-Duty 1/3-Bias drive, Frame inversion drive)

COM1

COM2

COM3

## COM4

LCD driver output when all LCD segments corresponding to COM1, COM2, COM3 and COM4 are off.

LCD driver output when only LCD segments corresponding to COM1 are on.

LCD driver output when only LCD segments corresponding to COM2 are on.

LCD driver output when LCD segments corresponding to COM1 and COM2 are on.

LCD driver output when only LCD segments corresponding to COM3 are on.

LCD driver output when LCD segments corresponding to COM1 and COM3 are on.

LCD driver output when LCD segments corresponding to COM2 and COM3 are on.

LCD driver output when LCD segments corresponding to COM1, COM2 and COM3 are on.

LCD driver output when only LCD segments corresponding to COM4 are on.

LCD driver output when LCD segments corresponding to COM2 and COM4 are on.

LCD driver output when all LCD segments corresponding to COM1, COM2, COM3 and COM4 are on.
fo [Hz]


## LC75805PE

## LCD drive waveform (1/3-Duty 1/3-Bias drive, Frame inversion drive)

COM1

COM2

COM3

LCD driver output when all LCD segments corresponding to COM1, COM2 and COM3 are off.

LCD driver output when only LCD segments corresponding to COM1 are on.

LCD driver output when only LCD segments corresponding to COM2 are on.

LCD driver output when LCD segments corresponding to COM1 and COM2 are on.

LCD driver output when only LCD segments corresponding to COM3 are on.

LCD driver output when LCD segments corresponding to COM1 and COM3 are on.

LCD driver output when LCD segments corresponding to COM2 and COM3 are on.

LCD driver output when all LCD segments corresponding to COM1, COM2 and COM3 are on.

## LC75805PE

## LCD drive waveform (1/2-Duty 1/2-Bias drive, Frame inversion drive)

COM1

COM2

LCD driver output when all LCD segments corresponding to COM1 and COM2 are off.

LCD driver output when only LCD segments corresponding to COM1 are on.

LCD driver output when only LCD segments corresponding to COM2 are on.

LCD driver output when all LCD segments corresponding to COM1 and COM2 are on.

## LCD drive waveform (Static Drive)

fo [ Hz ]

Сом1

LCD driver output when LCD segments are off.

LCD driver output when LCD segments are on.
fo [Hz]


LC75805PE

## LED drive waveform



| LT1 to LT6 | L1A to L6A | L1B to L6B | L1C to L6C | W10 | W11 | W12 | W13 | W14 | W15 | W16 | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | PWM Ch1, (112/128) $\times$ Tp |


| LT7 to LT12 | L7A to L12A | L7B to L12B | L7C to L12C | W20 | W21 | W22 | W23 | W24 | W25 | W26 | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | PWM Ch2, ( $96 / 128) \times$ Tp |


| LT13 to LT18 | L13A to L18A | L13B to L18B | L13C to L18C | W30 | W31 | W32 | W33 | W34 | W35 | W36 | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | PWM Ch3, $(80 / 128) \times T p$ |


| LT19 to LT24 | L19A to L24A | L19B to L24B | L19C to L24C | W40 | W41 | W42 | W43 | W44 | W45 | W46 | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | PWM Ch4, (16/128) $\times$ Tp |


| LT25 to LT30 | L25A to L30A | L25B to L30B | L25C to L30C | W50 | W51 | W52 | W53 | W54 | W55 | W56 | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | PWM Ch5, (32/128) $\times$ Tp |


| LT31 to LT36 | L31A to L36A | L31B to L36B | L31C to L36C | W60 | W61 | W62 | W63 | W64 | W65 | W66 | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | PWM Ch6, (48/128) $\times T p$ |


| LT37 to LT42 | L37A to L42A | L37B to L42B | L37C to L42C | W70 | W71 | W72 | W73 | W74 | W75 | W76 | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | PWM Ch7, (64/128) $\times T p$ |


| LT43 to LT45 | L43A to L45A | L43B to L45B | L43C to L45C | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | No select PWM, Turning off |


| LT46 to LT48 | L46A to L48A | L46B to L48B | L46C to L48C | PWM (Ch) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | No select PWM, Turning on |

## LC75805PE

| PFO | PF1 | PF2 | PF3 | Frame frequency of LED driver output waveform $\mathrm{fp}[\mathrm{Hz}]$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Internal oscillator operating mode <br> (Control data OC ="0", $\text { fosc = } 300[\mathrm{kHz}] \text { typ })$ | External clock operating mode (Control data OC ="1", $\left.\mathrm{f}_{\mathrm{CK}}=300[\mathrm{kHz}] \mathrm{typ}\right)$ |
| 0 | 0 | 0 | 0 | fosc/1664 | $\mathrm{f}_{\mathrm{CK}} / 1664$ |
| 1 | 0 | 0 | 0 | fosc/1536 | $\mathrm{f}_{\mathrm{CK}} / 1536$ |
| 0 | 1 | 0 | 0 | fosc/1408 | $\mathrm{f}_{\mathrm{CK}} / 1408$ |
| 1 | 1 | 0 | 0 | fosc/1280 | $\mathrm{f}_{\mathrm{CK}} / 1280$ |
| 0 | 0 | 1 | 0 | fosc/1152 | $\mathrm{f}_{\mathrm{CK}} / 1152$ |
| 1 | 0 | 1 | 0 | fosc/1024 | $\mathrm{f}_{\mathrm{CK}} / 1024$ |
| 0 | 1 | 1 | 0 | fosc/896 | $\mathrm{f}_{\mathrm{CK}} / 896$ |
| 1 | 1 | 1 | 0 | fosc/768 | $\mathrm{f}_{\mathrm{CK}}{ }^{1768}$ |
| 0 | 0 | 0 | 1 | fosc/640 | $\mathrm{f}_{\mathrm{CK}} / 640$ |
| 1 | 0 | 0 | 1 | fosc/512 | $\mathrm{f}_{\mathrm{CK}} / 512$ |

Note) If (PF0, PF1, PF2, PF3) $=(\mathrm{X}, 1,0,1)$ or $(\mathrm{X}, \mathrm{X}, 1,1)$ are set, frame frequency (fosc/1408, $\mathrm{f} \mathrm{CK} / 1408$ ) of setting $(\mathrm{PF} 0, \mathrm{PF} 1, \mathrm{PF} 2, \mathrm{PF} 3)=(0,1,0,0)$ is selected.

## LC75805PE

## Display Control and the $\overline{\mathrm{INH}}$ Pin

Since the LSI internal data (1/4 Duty Drive: LCD display data D1 to D140 + LED display data LT1 to LT48 + control data, 1/3 Duty Drive: LCD display data D1 to D108 + LED display data LT1 to LT48 + control data, 1/2 Duty Drive: LCD display data D1 to D74 + LED display data LT1 to LT48 + control data, Static Drive: LCD display data D1 to D38 + LED display data LT1 to LT48 + control data) is undefined when power is first applied, applications should set the $\overline{\mathrm{INH}}$ pin low at the same time as power is applied to turn off the display of LCD and LED (LD1 to LD48 • • High impedance, COM1 and COM2/S38 to COM4/S36 and S35 to S1 $\bullet \bullet$ VSS level). The serial data is transferred from the controller during this period, and then input $\overline{\mathrm{INH}}=$ " H " after the serial data is transferred. This procedure prevents meaningless display at power on.
(See [Fig 4], [Fig 5], [Fig 6], [Fig 7])
(1) $1 / 4$ Duty Drive

(2) $1 / 3$ Duty Drive

(3) $1 / 2$ Duty Drive

| $V_{D D}$ |  |
| :---: | :---: |
|  | $\overline{\mathrm{INH}}$ |
|  | CE |
| Internal data | $\left[\begin{array}{l} \text { D1 to D74, OC, } \\ \text { FC0 to FC3, DT0, DT1, } \\ \text { SC, BU } \end{array}\right]$ |
| Internal data | $\left[\begin{array}{l} \mathrm{L1A}, \mathrm{~L} 1 \mathrm{~B}, \mathrm{L1C} \text { to } \mathrm{L} 48 \mathrm{~A}, \\ \mathrm{~L} 48 \mathrm{~B}, \mathrm{~L} 48 \mathrm{C}, \mathrm{PFO} \text { to PF3 } \end{array}\right]$ |
| Internal data | $\left(\begin{array}{l}\text { LT1 to LT48, W10 to W16, } \\ \text { W20 to W26, W30 to W36, } \\ \text { W40 to W46, W50 to W56, } \\ \text { W60 to W66, W70 to W76 }\end{array}\right)$ |


[Fig 6]
Notes: $\mathrm{t} 1>10 \mu \mathrm{~s}$
t2>0
tc... $10 \mu \mathrm{~s}$ min
(4) Static Drive (1/1 Duty Drive)


## OSCI pin Peripheral Circuit

(1) Internal oscillator operating mode (Control data OC ="0")

Connect OSCI pin to GND if internal oscillator operating mode is selected.

(2) External clock operating mode (Control data OC ="1") Input the external clock ( $\mathrm{f}_{\mathrm{CK}}=100$ to $600[\mathrm{kHz}]$ ) to OSCI pin if external clock operating mode is selected.


## Application Circuit Example 1

1/4-Duty, 1/3-Bias

*1 Pins (CE, CL, DI, $\overline{\mathrm{INH}}$ ) connected to the controller are supported 5 V .
*2 External clock input pin OSCI is supported 5V. Connect to GND at internal oscillator operating mode, and input the external clock ( $\mathrm{f}_{\mathrm{CK}}=100$ to $600[\mathrm{kHz}]$ ) to OSCI pin at external clock operating mode.
(See "OSCI pin peripheral circuit")
*3 Load capacity of the LCD panel is recommended 9000 [pF] or less.

## Application Circuit Example 2

1/3-Duty, 1/3-Bias

*1 Pins (CE, CL, DI, $\overline{\mathrm{INH}}$ ) connected to the controller are supported 5 V .
*2 External clock input pin OSCI is supported 5 V . Connect to GND at internal oscillator operating mode, and input the external clock ( $\mathrm{f}_{\mathrm{CK}}=100$ to $600[\mathrm{kHz}]$ ) to OSCI pin at external clock operating mode. (See "OSCI pin peripheral circuit")
*3 Load capacity of the LCD panel is recommended 9000 [pF] or less.

## Application Circuit Example 3

1/2-Duty, 1/2-Bias

*1 Pins (CE, CL, DI, $\overline{\mathrm{INH}}$ ) connected to the controller are supported 5 V .
*2 External clock input pin OSCI is supported 5V. Connect to GND at internal oscillator operating mode, and input the external clock ( $\mathrm{f}_{\mathrm{CK}}=100$ to $600[\mathrm{kHz}]$ ) to OSCI pin at external clock operating mode.
(See "OSCI pin peripheral circuit")
*3 Load capacity of the LCD panel is recommended 9000 [pF] or less.

## Application Circuit Example 4

Static (1/1-Duty)

*1 Pins (CE, CL, DI, $\overline{\mathrm{INH}}$ ) connected to the controller are supported 5 V .
*2 External clock input pin OSCI is supported 5 V . Connect to GND at internal oscillator operating mode, and input the external clock ( $\mathrm{f}_{\mathrm{CK}}=100$ to $600[\mathrm{kHz}]$ ) to OSCI pin at external clock operating mode. (See "OSCI pin peripheral circuit")
*3 Load capacity of the LCD panel is recommended 9000 [pF] or less.

ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :--- | :---: | :---: |
| LC75805PEH-3H | QIP100E(14X20) <br> (Pb-Free / Halogen Free) | 50 / Tray Foam |
| LC75805PES-3H | QIP100E(14X20) <br> (Pb-Free / Halogen Free) | 50 / Tray Foam |

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at uww.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

