


SANYO Semiconductors

DATA SHEET

An ON Semiconductor Company



LC75809PT — 1/4 and 1/3-Duty General-Purpose LCD Display Driver

CMOS IC

Overview

The LC75809PT is the 1/4 duty and 1/3 duty general-purpose microprocessor-controlled LCD driver that can be used in applications such as frequency display in products with electronic tuning. In addition to being able to drive up to 352 segments directly, the LC75809PT can also control up to 12 general-purpose output ports. Because it has the PWM output of a maximum of 6ch, the brightness control of the LED backlight of RGB×2 can be done. Incorporation of an oscillation circuit helps to reduce the number of external resistors and capacitors required.

Features

- Support for 1/4-duty 1/3-bias or 1/3-duty 1/3-bias drive techniques under serial data control.
When 1/4-duty : Capable of driving up to 352 segments
When 1/3-duty : Capable of driving up to 267 segments
- Serial data input supports CCB format communication with the system controller. (Support 3.3V and 5V operation)
- Serial data control of the power-saving mode based backup function and the all segments forced off function.
- Serial data control of switching between the segment output port and general-purpose output port function. (Support for up to 12 general-purpose output ports)
- Support for the PWM output function of a maximum of 6ch. (It can output from the general-purpose output port).
- Support for clock output function of 1ch. (It can output from the general-purpose output port).
- Serial data control of the frame frequency of the common and segment output waveforms.
- Serial data control of switching between the internal oscillator operating mode and external clock operating mode.
- High generality, since display data is displayed directly without the intervention of a decoder circuit.
- Built-in display contrast adjustment circuit.
- The INH pin allows the display to be forced to the off state.
- Incorporation of an oscillator circuit. (Incorporation of resistor and capacitor for an oscillation)

- CCB is a registered trademark of SANYO Semiconductor Co., Ltd.
- CCB is SANYO Semiconductor's original bus format. All bus addresses are managed by SANYO Semiconductor for this format.

■ Any and all SANYO Semiconductor Co., Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc., please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co., Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.
<http://semicon.sanyo.com/en/network>

LC75809PT

Specifications

Absolute Maximum Ratings at $T_a = 25^{\circ}\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$	V_{DD}	-0.3 to +6.8	V
Input voltage	V_{IN1}	CE, CL, DI, $\overline{\text{INH}}$	-0.3 to +6.8	V
	V_{IN2}	OSCI, V_{DD1} , V_{DD2}	-0.3 to $V_{DD}+0.3$	
Output voltage	V_{OUT}	S1 to S89, COM1 to COM4, P1 to P12	-0.3 to $V_{DD}+0.3$	V
Output current	I_{OUT1}	S1 to S88	300	μA
	I_{OUT2}	COM1 to COM4, S89	3	mA
	I_{OUT3}	P1 to P12	5	
Allowable power dissipation	$P_d\text{ max}$	$T_a=85^{\circ}\text{C}$	200	mW
Operating temperature	T_{opr}		-40 to +85	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-55 to +125	$^{\circ}\text{C}$

Allowable Operating Ranges at $T_a = -40$ to $+85^{\circ}\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V_{DD}	V_{DD}	4.5		6.3	V
Input voltage *1	V_{DD1}	V_{DD1}		$2/3V_{DD0}$	V_{DD0}	V
	V_{DD2}	V_{DD2}		$1/3V_{DD0}$	V_{DD0}	
Input high level voltage	V_{IH1}	CE, CL, DI, $\overline{\text{INH}}$	$0.4V_{DD}$		6.3	V
	V_{IH2}	OSCI: External clock operating mode	$0.4V_{DD}$		V_{DD}	
Input low level voltage	V_{IL1}	CE, CL, DI, $\overline{\text{INH}}$	0		$0.2V_{DD}$	V
	V_{IL2}	OSCI: External clock operating mode	0		$0.2V_{DD}$	
External clock operating frequency	f_{CK}	OSCI: External clock operating mode [Figure4]	10	300	600	kHz
External clock duty cycle	D_{CK}	OSCI: External clock operating mode [Figure4]	30	50	70	%
Data setup time	t_{ds}	CL, DI [Figure2], [Figure3]	160			ns
Data hold time	t_{dh}	CL, DI [Figure2], [Figure3]	160			ns
CE wait time	t_{cp}	CE, CL [Figure2], [Figure3]	160			ns
CE setup time	t_{cs}	CE, CL [Figure2], [Figure3]	160			ns
CE hold time	t_{ch}	CE, CL [Figure2], [Figure3]	160			ns
High level clock pulse width	$t_{\phi H}$	CL [Figure2], [Figure3]	160			ns
Low level clock pulse width	$t_{\phi L}$	CL [Figure2], [Figure3]	160			ns
Rise time	t_r	CE, CL, DI [Figure2], [Figure3]		160		ns
Fall time	t_f	CE, CL, DI [Figure2], [Figure3]		160		ns
$\overline{\text{INH}}$ switching time	t_c	$\overline{\text{INH}}$, CE [Figure5], [Figure6] [Figure7], [Figure8]	10			μs


Note : *1. $V_{DD0}=0.70V_{DD}$ to V_{DD}

Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Pin	Conditions	Ratings			Unit
				min	typ	max	
Hysteresis	V_H	CE, CL, DI, $\overline{\text{INH}}$			$0.03V_{DD}$		V
Input high level current	I_{IH1}	CE, CL, DI, $\overline{\text{INH}}$	$V_I=6.3V$			5.0	μA
	I_{IH2}	OSCI	$V_I=V_{DD}$: External clock operating mode			5.0	
Input low level current	I_{IL1}	CE, CL, DI, $\overline{\text{INH}}$	$V_I=0V$	-5.0			μA
	I_{IL2}	OSCI	$V_I=0V$: External clock operating mode	-5.0			
Output high level voltage *1	V_{OH1}	S1 to S89	$I_O=-20\mu A$	$V_{DD0}-0.9$			V
	V_{OH2}	COM1 to COM4	$I_O=-100\mu A$	$V_{DD0}-0.9$			
	V_{OH3}	P1 to P12	$I_O=-1mA$	$V_{DD0}-0.9$			
Output low level voltage	V_{OL1}	S1 to S89	$I_O=20\mu A$			0.9	V
	V_{OL2}	COM1 to COM4	$I_O=100\mu A$			0.9	
	V_{OL3}	P1 to P12	$I_O=1mA$			0.9	
Output middle level voltage *1 *2	V_{MID1}	S1 to S89	1/3 bias $I_O=\pm 20\mu A$	$2/3V_{DD0}-0.9$		$2/3V_{DD0}+0.9$	V
	V_{MID2}	S1 to S89	1/3 bias $I_O=\pm 20\mu A$	$1/3V_{DD0}-0.9$		$1/3V_{DD0}+0.9$	
	V_{MID3}	COM1 to COM4	1/3 bias $I_O=\pm 100\mu A$	$2/3V_{DD0}-0.9$		$2/3V_{DD0}+0.9$	
	V_{MID4}	COM1 to COM4	1/3 bias $I_O=\pm 100\mu A$	$1/3V_{DD0}-0.9$		$1/3V_{DD0}+0.9$	
Oscillator frequency	fosc	Internal oscillator circuit	Internal oscillator operating mode	240	300	360	kHz
Current drain	I_{DD1}	V_{DD}	Power-saving mode			100	μA
	I_{DD2}	V_{DD}	$V_{DD}=6.3V$ Output open Internal oscillator operating mode		1000	2000	
	I_{DD3}	V_{DD}	$V_{DD}=6.3V$ Output open External clock operating mode $f_{CK}=300kHz$ $V_{IH2}=0.5V_{DD}$ $V_{IL2}=0.1V_{DD}$		1000	2000	


Note: *1. $V_{DD0}=0.70V_{DD}$ to V_{DD}

Note: *2. Excluding the bias voltage generation divider resistors built in the V_{DD1} and V_{DD2} . (See Figure 1.)




[Figure 1]

1. When CL is stopped at the low level




[Figure 2]

2. When CL is stopped at the high level



[Figure 3]

3. OSCI pin clock timing in external clock operating mode




[Figure 4]


Package Dimensions

unit : mm (typ)

3274




Pin Assignment



Top view

Block Diagram



Pin Functions


Pin	Pin No.	Function	Active	I/O	Handling when unused
S1/P1 to S12/P12 S13 to S86 S88	1 to 12 13 to 86 91	Segment outputs for displaying the display data transferred by serial data input. The S1/P1 to S12/P12 pins can be used as general-purpose output ports under serial data control.	-	O	OPEN
COM1 to COM3 COM4/S87	90 to 88 87	Common driver outputs The frame frequency is f_0 [Hz]. The COM4/S87 pin can be used as a segment output in 1/3 duty.	-	O	OPEN
S89/OSCI	96	Segment output. This pin can also be used as the external clock input pin when the external clock operating mode is selected by control data.	-	I/O	OPEN
CE	98	Serial data transfer inputs. Must be connected to the controller. CE : Chip enable	H	I	GND
CL	99	CL : Synchronization clock		I	
DI	100	DI : Transfer data	-	I	
$\overline{\text{INH}}$	97	Display off control input • $\overline{\text{INH}}=\text{low}(V_{SS})$...Display forced off S1/P1 to S12/P12=low (V_{SS}) (These pins are forcibly set to the general-purpose output port function and held at the V_{SS} level.) S13 to S86, S88=low(V_{SS}) COM1 to COM3=low(V_{SS}) COM4/S87=low(V_{SS}) S89/OSCI=low(V_{SS}) (This pin is forcibly set to the segment output port function and held at the V_{SS} level.) Stops the internal oscillator. Inhibits external clock input. Display contrast adjustment circuit stopped. • $\overline{\text{INH}}=\text{high}(V_{DD})$...Display on Enables the internal oscillator circuit. (Internal oscillator operating mode) Enables external clock input. (External clock operating mode) Display contrast adjustment circuit operation is enabled. However, serial data transfer is possible when the display is forced off.	L	I	GND
V_{DD1}	93	Used to apply the LCD drive 2/3 bias voltage externally.	-	I	OPEN
V_{DD2}	94	Used to apply the LCD drive 1/3 bias voltage externally.	-	I	OPEN
V_{DD}	92	Power supply pin. A power voltage of 4.5 to 6.3V must be applied to this pin.	-	-	-
V_{SS}	95	Ground pin. Must be connected to ground.	-	-	-

Serial Data Input

1. 1/4 duty


(1) When CL is stopped at the low level

- When the display data is transferred



LC75809PT





- When the control data is transferred




Note: DD is the direction data.

(2) When CL is stopped at the high level

- When the display data is transferred



- When the control data is transferred






Note: DD is the direction data

- CCB address “40H”
- D1 to D352 Display data
- P1A, P1B, P1C, P1D General-purpose output port (P1) function setting control data
- P2A, P2B, P2C to P12A,..... General-purpose output port (P2 to P12) function setting control data
P12B, P12C
- PF0 to PF3 PWM output waveform frame frequency setting control data
- FC0 to FC2 Common/segment output waveform frame frequency setting control data
- OC Internal oscillator operating mode/external clock operating mode switching control data
- CT0 to CT2 Display contrast setting control data
- P0 to P3 Segment output port/general-purpose output port switching control data
- DT 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive switching control data
- DN S88 pin and S89/OSCI pin state setting control data
- EXF External clock operating frequency setting control data
- SC Segment on/off control data
- BU Normal mode/power-saving mode control data
- W10 to W15, W20 to W25,... PWM data of the PWM output
W30 to W35, W40 to W45,
W50 to W55, W60 to W65

2. 1/3 duty


(1) When CL is stopped at the low level

- When the display data is transferred



LC75809PT


- When the control data is transferred




Note: DD is the direction data.

(2) When CL is stopped at the high level

- When the display data is transferred




- When the control data is transferred



Note: DD is the direction data

- CCB address “40H”
- D1 to D267 Display data
- P1A, P1B, P1C, P1D General-purpose output port (P1) function setting control data
- P2A, P2B, P2C to P12A,..... General-purpose output port (P2 to P12) function setting control data
P12B, P12C
- PF0 to PF3 PWM output waveform frame frequency setting control data
- FC0 to FC2 Common/segment output waveform frame frequency setting control data
- OC Internal oscillator operating mode/external clock operating mode switching control data
- CT0 to CT2 Display contrast setting control data
- P0 to P3 Segment output port/general-purpose output port switching control data
- DT 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive switching control data
- DN S88 pin and S89/OSCI pin state setting control data
- EXF External clock operating frequency setting control data
- SC Segment on/off control data
- BU Normal mode/power-saving mode control data
- W10 to W15, W20 to W25,... PWM data of the PWM output
W30 to W35, W40 to W45,
W50 to W55, W60 to W65


(1) When CL is stopped at the low level



Note: DD is the direction data.

(1) When CL is stopped at the low level

(2) When CL is stopped at the high level




Note: DD is the direction data

- CCB address “40H”
- D1 to D267 Display data
- OC Internal oscillator operating mode/external clock operating mode switching control data
- CT0 to CT2 Display contrast setting control data
- P0 to P3 Segment output port/general-purpose output port switching control data
- DT 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive switching control data
- DN S88 pin and S89/OSCI pin state setting control data
- FC Common/segment output waveform frame frequency setting control data
- SC Segment on/off control data
- BU Normal mode/power-saving mode control data


Serial Data Transfer Example

1. 1/4 duty



- When 261 or more segments are used
All 496 bits of serial data must be sent.




- When fewer than 261 segments are used
The serial data shown below (the control data) must always be sent.



- When 178 or more segments are used
All 400 bits of serial data must be sent.




- When 261 or more segments are used
All 416 bits of serial data must be sent.



-
- Diagram illustrating the 112-bit output of the SHA-256 compression function. The output is divided into two sections:
- 8 bits:** B0, B1, B2, B3, A0, A1, A2, A3. The last bit (A3) is connected to the first bit (D1) of the 104-bit section.
 - 104 bits:** D1, D2, ..., D76, D77, D78, D79, D80, D81, D82, D83, D84, D85, D86, D87, D88, 0, OC, CT0, CT1, CT2, P0, P1, P2, P3, DT, DN, FC, SC, BU, 0, 0.

- When 178 or more segments are used
All 312 bits of serial data must be sent.



Control Data Functions

(1) P1A,P1B,P1C,P1D General-purpose output port (P1) function setting control data

P2A,P2B,P2C to P12A,P12B,P12C ... General-purpose output port (P2 to P12) function setting control data

These control data bits set the general-purpose output function (High or low level output), PWM output function or clock output function of the P1 output pin, and the general-purpose output function (High or low level output) or PWM output function of the P2 to P12 output pins.

However, be careful of being unable to set a PWM output function when the external clock operating frequency is set the $f_{CK2}=38[\text{kHz}]_{\text{typ}}$ (EXF="1") in external clock operating mode (OC= "1").

In addition, be careful of setting of the general-purpose output function (High or low level output) in the case of the simple mode transfer forcibly.

P1A	P1B	P1C	P1D	General-purpose output port (P1) function
0	0	0	0	General-purpose output function (High or low level output)
1	0	0	0	PWM output function (Ch1) (Support for PWM data W10 to W15)
0	1	0	0	PWM output function (Ch2) (Support for PWM data W20 to W25)
1	1	0	0	PWM output function (Ch3) (Support for PWM data W30 to W35)
0	0	1	0	PWM output function (Ch4) (Support for PWM data W40 to W45)
1	0	1	0	PWM output function (Ch5) (Support for PWM data W50 to W55)
0	1	1	0	PWM output function (Ch6) (Support for PWM data W60 to W65)
1	1	1	0	Clock output function (Clock frequency : $f_{osc}/2$, $f_{CK}/2$)
0	0	0	1	Clock output function (Clock frequency : $f_{osc}/8$, $f_{CK}/8$)

Note : When are setting (P1A,P1B,P1C,P1D)=(1,X,X,1), (X,1,X,1), and (X,X,1,1), the function of general-purpose output ports P1 is set the general-purpose output function (High or low level output). X: don't care

PnA	PnB	PnC	General-purpose output port (P2 to P12) function
0	0	0	General-purpose output function (High or low level output)
1	0	0	PWM output function (Ch1) (Support for PWM data W10 to W15)
0	1	0	PWM output function (Ch2) (Support for PWM data W20 to W25)
1	1	0	PWM output function (Ch3) (Support for PWM data W30 to W35)
0	0	1	PWM output function (Ch4) (Support for PWM data W40 to W45)
1	0	1	PWM output function (Ch5) (Support for PWM data W50 to W55)
0	1	1	PWM output function (Ch6) (Support for PWM data W60 to W65)

Note1 : The data PnA, PnB and PnC (Note : n=2 to 12) are the control data switching the general-purpose output function or PWM output function of the general-purpose output ports Pn (Note : n=2 to 12).

For example, if the S10/P10 output pin is set the general-purpose output port, the general-purpose output port P10 pin is selected the PWM output function (Ch1) when (P10A,P10B,P10C)=(1,0,0).

Note2 : When are setting (PnA,PnB,PnC)=(1,1,1) / (Note : n=2 to 12), the function of general-purpose output ports Pn (Note : n=2 to 12) is set the general-purpose output function (High or low level output).

(2) PF0 to PF3 ... PWM output waveform frame frequency setting control data

These control data bits set the frame frequency of the PWM output waveforms. However, when the PWM output function isn't used, these control data bits become invalid. In addition, when the external clock operating frequency is set the $f_{CK2}=38[\text{kHz}]$ typ (EXF="1") in external clock operating mode (OC="1") or when the serial data transfer is the simple mode transfer, these control data bits become invalid.

Control data				PWM output waveform frame frequency fp[Hz]	
PF0	PF1	PF2	PF3	Internal oscillator operating mode (The control data OC is 0, $f_{osc}=300[\text{kHz}]$ typ)	External clock operating mode (The control data OC is 1 and EXF is 0, $f_{CK1}=300[\text{kHz}]$ typ)
0	0	0	0	$f_{osc}/1536$	$f_{CK1}/1536$
1	0	0	0	$f_{osc}/1408$	$f_{CK1}/1408$
0	1	0	0	$f_{osc}/1280$	$f_{CK1}/1280$
1	1	0	0	$f_{osc}/1152$	$f_{CK1}/1152$
0	0	1	0	$f_{osc}/1024$	$f_{CK1}/1024$
1	0	1	0	$f_{osc}/896$	$f_{CK1}/896$
0	1	1	0	$f_{osc}/768$	$f_{CK1}/768$
1	1	1	0	$f_{osc}/640$	$f_{CK1}/640$
0	0	0	1	$f_{osc}/512$	$f_{CK1}/512$
1	0	0	1	$f_{osc}/384$	$f_{CK1}/384$
0	1	0	1	$f_{osc}/256$	$f_{CK1}/256$

Note : When is setting (PF0,PF1,PF2,PF3)=(1,1,0,1) and (X,X,1,1), the frame frequency is same as frame frequency at the time of the (PF0,PF1,PF2,PF3)=(1,0,1,0) setting ($f_{osc}/896$, $f_{CK1}/896$). X: don't care

(3) FC0 to FC2 ... Common/segment output waveform frame frequency control data

These control data bits set the frame frequency of the common and segment output waveforms.

Control data			Common/segment output waveform frame frequency fo[Hz]		
FC0	FC1	FC2	Internal oscillator operating mode (The control data OC is 0, $f_{osc}=300[\text{kHz}]$ typ)	External clock operating mode (The control data OC is 1 and EXF is 0, $f_{CK1}=300[\text{kHz}]$ typ)	External clock operating mode (The control data OC is 1 and EXF is 1, $f_{CK2}=38[\text{kHz}]$ typ)
0	0	0	$f_{osc}/6144$	$f_{CK1}/6144$	$f_{CK2}/768$
0	0	1	$f_{osc}/4608$	$f_{CK1}/4608$	$f_{CK2}/576$
0	1	0	$f_{osc}/3072$	$f_{CK1}/3072$	$f_{CK2}/384$
0	1	1	$f_{osc}/2304$	$f_{CK1}/2304$	$f_{CK2}/288$
1	0	0	$f_{osc}/1536$	$f_{CK1}/1536$	$f_{CK2}/192$
1	0	1	$f_{osc}/1152$	$f_{CK1}/1152$	$f_{CK2}/144$
1	1	0	$f_{osc}/768$	$f_{CK1}/768$	$f_{CK2}/96$

Note : When is setting (FC0,FC1,FC2)=(1,1,1), the frame frequency is same as frame frequency at the time of the (FC0,FC1,FC2)=(0,1,0) setting ($f_{osc}/3072$, $f_{CK1}/3072$, $f_{CK2}/384$).

However, in the case of the simple mode transfer, the frame frequency of the common and segment output waveforms is set as following by the control data FC.

Control data	Common/segment output waveform frame frequency fo[Hz]	
FC	Internal oscillator operating mode (The control data OC is 0, $f_{osc}=300[\text{kHz}]$ typ)	External clock operating mode (The control data OC is 1 $f_{CK1}=300[\text{kHz}]$ typ)
0	$f_{osc}/3072$	$f_{CK1}/3072$
1	$f_{osc}/1536$	$f_{CK1}/1536$

LC75809PT

(4) OC ... Internal oscillator operating mode/external clock operating mode switching control data

This control data bit selects either the internal oscillator operating mode or external clock operating mode.

OC	Fundamental clock operating mode	I/O pin (S89/OSCI) state
0	Internal oscillator operating mode	S89
1	External clock operating mode	OSCI

Note : S89 : Segment output

OSCI : External clock input

(5) CT0 to CT2 ... Display contrast setting control data

These control data bits set display contrast.

CT0 to CT2 : Sets the display contrast (7 steps)

CT0	CT1	CT2	LCD drive 3/3 bias voltage V_{DD0} level
0	0	0	$1.00V_{DD} = V_{DD} - (0.05V_{DD} \times 0)$
1	0	0	$0.95V_{DD} = V_{DD} - (0.05V_{DD} \times 1)$
0	1	0	$0.90V_{DD} = V_{DD} - (0.05V_{DD} \times 2)$
1	1	0	$0.85V_{DD} = V_{DD} - (0.05V_{DD} \times 3)$
0	0	1	$0.80V_{DD} = V_{DD} - (0.05V_{DD} \times 4)$
1	0	1	$0.75V_{DD} = V_{DD} - (0.05V_{DD} \times 5)$
0	1	1	$0.70V_{DD} = V_{DD} - (0.05V_{DD} \times 6)$

Note : When is setting (CT0,CT1,CT2)=(1,1,1), the LCD drive 3/3 bias voltage V_{DD0} level is $1.00V_{DD}$.

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it can also be adjusted by modifying the supply pin V_{DD} voltage level.

(6) P0 to P3 ... Segment output port/general-purpose output port switching control data

These control data bits switch the segment output port/general-purpose output port functions of the S1/P1 to S12/P12 output pins.

Control data				Output pin state											
P0	P1	P2	P3	S1/P1	S2/P2	S3/P3	S4/P4	S5/P5	S6/P6	S7/P7	S8/P8	S9/P9	S10/P10	S11/P11	S12/P12
0	0	0	0	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12
0	0	0	1	P1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12
0	0	1	0	P1	P2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12
0	0	1	1	P1	P2	P3	S4	S5	S6	S7	S8	S9	S10	S11	S12
0	1	0	0	P1	P2	P3	P4	S5	S6	S7	S8	S9	S10	S11	S12
0	1	0	1	P1	P2	P3	P4	P5	S6	S7	S8	S9	S10	S11	S12
0	1	1	0	P1	P2	P3	P4	P5	P6	S7	S8	S9	S10	S11	S12
0	1	1	1	P1	P2	P3	P4	P5	P6	P7	S8	S9	S10	S11	S12
1	0	0	0	P1	P2	P3	P4	P5	P6	P7	P8	S9	S10	S11	S12
1	0	0	1	P1	P2	P3	P4	P5	P6	P7	P8	P9	S10	S11	S12
1	0	1	0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	S11	S12
1	0	1	1	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	S12
1	1	0	0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12

Note1 : S_n ($n=1$ to 12) : Segment output ports

P_n ($n=1$ to 12) : General-purpose output ports

Note2 : When are setting (P0,P1,P2,P3)=(1,1,0,1), (1,1,1,0), and (1,1,1,1), the all P1/S1 to P12/S12 output pins selects the segment output port.

LC75809PT

The table below lists the correspondence between the display data and the output pins when these pins are selected to be general-purpose output ports (general-purpose output function).

Output pin	Correspondence display data	
	1/4 duty	1/3 duty
S1/P1	D1	D1
S2/P2	D5	D4
S3/P3	D9	D7
S4/P4	D13	D10
S5/P5	D17	D13
S6/P6	D21	D16
S7/P7	D25	D19
S8/P8	D29	D22
S9/P9	D33	D25
S10/P10	D37	D28
S11/P11	D41	D31
S12/P12	D45	D34

For example, if the circuit is operated in 1/4 duty and the S4/P4 output pin is selected to be a general-purpose output port and is set general-purpose output function, the S4/P4 output pin will output a high (V_{DD}) level when the display data D13 is 1, and will output a low (V_{SS}) level when D13 is 0.

(7) DT ... 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive switching control data

This control data bit selects either 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive.

DT	Drive scheme	The COM4/S87 pin state
0	1/4-duty 1/3-bias drive	COM4
1	1/3-duty 1/3-bias drive	S87

Note : COM4 : Common output

S87 : Segment output

(8) DN ... S88 pin and S89/OSCI pin state setting control data

This control data bit sets state of the S88 pin and the S89/OSCI pin.

DN	Number of display segments		Pin state	
	1/4 duty	1/3 duty	S88	S89/OSCI
0	Up to 344 segments	Up to 261 segments	"L"(V_{SS})	"L"(V_{SS})/OSCI
1	Up to 352 segments	Up to 267 segments	S88	S89/OSCI

Note : "L" (V_{SS}) : Low (V_{SS}) level output

S88 : Segment output

"L" (V_{SS})/OSCI : Low (V_{SS}) level output in internal oscillator operating mode (OC=0)

External clock input in external clock operating mode (OC=1)

S89/OSCI : Segment output in internal oscillator operating mode (OC=0)

External clock input in external clock operating mode (OC=1)

(9) EXF ... External clock operating frequency setting control data

This control data bit sets the operating frequency of the external clock which input into the OSCI pin, when the external clock operating mode (OC="1") is set. However, be careful of setting the $f_{CK1}=300[\text{kHz}]$ typ when the external clock operating mode (OC="1") is set in the case of the simple mode transfer forcibly. In addition, this data is effective only when external clock operating mode (OC= "1") is set.

EXF	External clock operating frequency $f_{CK}[\text{kHz}]$
0	$f_{CK1}=300[\text{kHz}]$ typ
1	$f_{CK2}=38[\text{kHz}]$ typ

(10) SC ... Segment on/off control data

This control data bit controls the on/off state of the segments.

SC	Display state
0	On
1	Off

Note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

(11) BU ... Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

BU	Mode
0	Normal mode
1	Power saving mode (In this mode, the internal oscillator circuit stops oscillation (the S89/OSCI pin is configured for segment output) if the IC is in the internal oscillator operating mode (OC=0) and the IC stops receiving external clock signals (the S89/OSCI pin is configured for external clock input) if the IC is in the external clock operating mode (OC=1). The common and segment output pins go to the V_{SS} level. However, the S1/P1 to S12/P12 output pins can be used as general-purpose output ports under the control of the data bits P0 to P3. (The general-purpose output port P1 to P12 can not be used as PWM output or clock output).

LC75809PT

- (12) W10 to W15, W20 to W25, W30 to W35, W40 to W45, W50 to W55, W60 to W65 ... PWM data of the PWM output
 These control data bits set the pulse width of the PWM output P1 to P12. However, when the PWM output function isn't used, these control data bits become invalid. In addition, when the external clock operating frequency is set the $f_{CK2}=38[\text{kHz}]_{\text{typ}}$ (EXF="1") in external clock operating mode (OC= "1") or when the serial data transfer is the simple mode transfer, these control data bits become invalid.

Wn0	Wn1	Wn2	Wn3	Wn4	Wn5	Pulse width of PWM output
0	0	0	0	0	0	$(1/64) \times T_p$
1	0	0	0	0	0	$(2/64) \times T_p$
0	1	0	0	0	0	$(3/64) \times T_p$
1	1	0	0	0	0	$(4/64) \times T_p$
0	0	1	0	0	0	$(5/64) \times T_p$
1	0	1	0	0	0	$(6/64) \times T_p$
0	1	1	0	0	0	$(7/64) \times T_p$
1	1	1	0	0	0	$(8/64) \times T_p$
0	0	0	1	0	0	$(9/64) \times T_p$
1	0	0	1	0	0	$(10/64) \times T_p$
0	1	0	1	0	0	$(11/64) \times T_p$
1	1	0	1	0	0	$(12/64) \times T_p$
0	0	1	1	0	0	$(13/64) \times T_p$
1	0	1	1	0	0	$(14/64) \times T_p$
0	1	1	1	0	0	$(15/64) \times T_p$
1	1	1	1	0	0	$(16/64) \times T_p$
0	0	0	0	1	0	$(17/64) \times T_p$
1	0	0	0	1	0	$(18/64) \times T_p$
0	1	0	0	1	0	$(19/64) \times T_p$
1	1	0	0	1	0	$(20/64) \times T_p$
0	0	1	0	1	0	$(21/64) \times T_p$
1	0	1	0	1	0	$(22/64) \times T_p$
0	1	1	0	1	0	$(23/64) \times T_p$
1	1	1	0	1	0	$(24/64) \times T_p$
0	0	0	1	1	0	$(25/64) \times T_p$
1	0	0	1	1	0	$(26/64) \times T_p$
0	1	0	1	1	0	$(27/64) \times T_p$
1	1	0	1	1	0	$(28/64) \times T_p$
0	0	1	1	1	0	$(29/64) \times T_p$
1	0	1	1	1	0	$(30/64) \times T_p$
0	1	1	1	1	0	$(31/64) \times T_p$
1	1	1	1	1	0	$(32/64) \times T_p$

Wn0	Wn1	Wn2	Wn3	Wn4	Wn5	Pulse width of PWM output
0	0	0	0	0	1	$(33/64) \times T_p$
1	0	0	0	0	1	$(34/64) \times T_p$
0	1	0	0	0	1	$(35/64) \times T_p$
1	1	0	0	0	1	$(36/64) \times T_p$
0	0	1	0	0	1	$(37/64) \times T_p$
1	0	1	0	0	1	$(38/64) \times T_p$
0	1	1	0	0	1	$(39/64) \times T_p$
1	1	1	0	0	1	$(40/64) \times T_p$
0	0	0	1	0	1	$(41/64) \times T_p$
1	0	0	1	0	1	$(42/64) \times T_p$
0	1	0	1	0	1	$(43/64) \times T_p$
1	1	0	1	0	1	$(44/64) \times T_p$
0	0	1	1	0	1	$(45/64) \times T_p$
1	0	1	1	0	1	$(46/64) \times T_p$
0	1	1	1	0	1	$(47/64) \times T_p$
1	1	1	1	0	1	$(48/64) \times T_p$
0	0	0	0	1	1	$(49/64) \times T_p$
1	0	0	0	1	1	$(50/64) \times T_p$
0	1	0	0	1	1	$(51/64) \times T_p$
1	1	0	0	1	1	$(52/64) \times T_p$
0	0	1	0	1	1	$(53/64) \times T_p$
1	0	1	0	1	1	$(54/64) \times T_p$
0	1	1	0	1	1	$(55/64) \times T_p$
1	1	1	0	1	1	$(56/64) \times T_p$
0	0	0	1	1	1	$(57/64) \times T_p$
1	0	0	1	1	1	$(58/64) \times T_p$
0	1	0	1	1	1	$(59/64) \times T_p$
1	1	0	1	1	1	$(60/64) \times T_p$
0	0	1	1	1	1	$(61/64) \times T_p$
1	0	1	1	1	1	$(62/64) \times T_p$
0	1	1	1	1	1	$(63/64) \times T_p$
1	1	1	1	1	1	$(64/64) \times T_p$

Note : W10 to W15 ... PWM data of the PWM output (Ch1)
 W20 to W25 ... PWM data of the PWM output (Ch2)
 W30 to W35 ... PWM data of the PWM output (Ch3)
 W40 to W45 ... PWM data of the PWM output (Ch4)
 W50 to W55 ... PWM data of the PWM output (Ch5)
 W60 to W65 ... PWM data of the PWM output (Ch6)

n=1 to 6

$$T_p = \frac{1}{f_p}$$

LC75809PT

Display Data and Output Pin Correspondence (1/4 Duty)

Output pin	COM1	COM2	COM3	COM4
S1/P1	D1	D2	D3	D4
S2/P2	D5	D6	D7	D8
S3/P3	D9	D10	D11	D12
S4/P4	D13	D14	D15	D16
S5/P5	D17	D18	D19	D20
S6/P6	D21	D22	D23	D24
S7/P7	D25	D26	D27	D28
S8/P8	D29	D30	D31	D32
S9/P9	D33	D34	D35	D36
S10/P10	D37	D38	D39	D40
S11/P11	D41	D42	D43	D44
S12/P12	D45	D46	D47	D48
S13	D49	D50	D51	D52
S14	D53	D54	D55	D56
S15	D57	D58	D59	D60
S16	D61	D62	D63	D64
S17	D65	D66	D67	D68
S18	D69	D70	D71	D72
S19	D73	D74	D75	D76
S20	D77	D78	D79	D80
S21	D81	D82	D83	D84
S22	D85	D86	D87	D88
S23	D89	D90	D91	D92
S24	D93	D94	D95	D96
S25	D97	D98	D99	D100
S26	D101	D102	D103	D104
S27	D105	D106	D107	D108
S28	D109	D110	D111	D112
S29	D113	D114	D115	D116
S30	D117	D118	D119	D120
S31	D121	D122	D123	D124
S32	D125	D126	D127	D128
S33	D129	D130	D131	D132
S34	D133	D134	D135	D136
S35	D137	D138	D139	D140
S36	D141	D142	D143	D144
S37	D145	D146	D147	D148
S38	D149	D150	D151	D152
S39	D153	D154	D155	D156
S40	D157	D158	D159	D160
S41	D161	D162	D163	D164
S42	D165	D166	D167	D168
S43	D169	D170	D171	D172
S44	D173	D174	D175	D176

Output pin	COM1	COM2	COM3	COM4
S45	D177	D178	D179	D180
S46	D181	D182	D183	D184
S47	D185	D186	D187	D188
S48	D189	D190	D191	D192
S49	D193	D194	D195	D196
S50	D197	D198	D199	D200
S51	D201	D202	D203	D204
S52	D205	D206	D207	D208
S53	D209	D210	D211	D212
S54	D213	D214	D215	D216
S55	D217	D218	D219	D220
S56	D221	D222	D223	D224
S57	D225	D226	D227	D228
S58	D229	D230	D231	D232
S59	D233	D234	D235	D236
S60	D237	D238	D239	D240
S61	D241	D242	D243	D244
S62	D245	D246	D247	D248
S63	D249	D250	D251	D252
S64	D253	D254	D255	D256
S65	D257	D258	D259	D260
S66	D261	D262	D263	D264
S67	D265	D266	D267	D268
S68	D269	D270	D271	D272
S69	D273	D274	D275	D276
S70	D277	D278	D279	D280
S71	D281	D282	D283	D284
S72	D285	D286	D287	D288
S73	D289	D290	D291	D292
S74	D293	D294	D295	D296
S75	D297	D298	D299	D300
S76	D301	D302	D303	D304
S77	D305	D306	D307	D308
S78	D309	D310	D311	D312
S79	D313	D314	D315	D316
S80	D317	D318	D319	D320
S81	D321	D322	D323	D324
S82	D325	D326	D327	D328
S83	D329	D330	D331	D332
S84	D333	D334	D335	D336
S85	D337	D338	D339	D340
S86	D341	D342	D343	D344
S88	D345	D346	D347	D348
S89/OSCI	D349	D350	D351	D352

Note : This table assumes that pins S1/P1 to S12/P12 and S89/OSCI are configured for segment output.

LC75809PT

For example, the table below lists the output states for the S21 output pin.

Display data				Output pin (S21) state
D81	D82	D83	D84	
0	0	0	0	The LCD segments corresponding to COM1, COM2, COM3, and COM4 are off.
0	0	0	1	The LCD segment corresponding to COM4 is on.
0	0	1	0	The LCD segment corresponding to COM3 is on.
0	0	1	1	The LCD segment corresponding to COM3 and COM4 are on.
0	1	0	0	The LCD segment corresponding to COM2 is on.
0	1	0	1	The LCD segment corresponding to COM2 and COM4 are on.
0	1	1	0	The LCD segment corresponding to COM2 and COM3 are on.
0	1	1	1	The LCD segments corresponding to COM2, COM3, and COM4 are on.
1	0	0	0	The LCD segment corresponding to COM1 is on.
1	0	0	1	The LCD segment corresponding to COM1 and COM4 are on.
1	0	1	0	The LCD segment corresponding to COM1 and COM3 are on.
1	0	1	1	The LCD segments corresponding to COM1, COM3, and COM4 are on.
1	1	0	0	The LCD segment corresponding to COM1 and COM2 are on.
1	1	0	1	The LCD segments corresponding to COM1, COM2, and COM4 are on.
1	1	1	0	The LCD segments corresponding to COM1, COM2, and COM3 are on.
1	1	1	1	The LCD segments corresponding to COM1, COM2, COM3, and COM4 are on.

LC75809PT

Display Data and Output Pin Correspondence (1/3 Duty)


Output pin	COM1	COM2	COM3	Output pin	COM1	COM2	COM3
S1/P1	D1	D2	D3	S46	D136	D137	D138
S2/P2	D4	D5	D6	S47	D139	D140	D141
S3/P3	D7	D8	D9	S48	D142	D143	D144
S4/P4	D10	D11	D12	S49	D145	D146	D147
S5/P5	D13	D14	D15	S50	D148	D149	D150
S6/P6	D16	D17	D18	S51	D151	D152	D153
S7/P7	D19	D20	D21	S52	D154	D155	D156
S8/P8	D22	D23	D24	S53	D157	D158	D159
S9/P9	D25	D26	D27	S54	D160	D161	D162
S10/P10	D28	D29	D30	S55	D163	D164	D165
S11/P11	D31	D32	D33	S56	D166	D167	D168
S12/P12	D34	D35	D36	S57	D169	D170	D171
S13	D37	D38	D39	S58	D172	D173	D174
S14	D40	D41	D42	S59	D175	D176	D177
S15	D43	D44	D45	S60	D178	D179	D180
S16	D46	D47	D48	S61	D181	D182	D183
S17	D49	D50	D51	S62	D184	D185	D186
S18	D52	D53	D54	S63	D187	D188	D189
S19	D55	D56	D57	S64	D190	D191	D192
S20	D58	D59	D60	S65	D193	D194	D195
S21	D61	D62	D63	S66	D196	D197	D198
S22	D64	D65	D66	S67	D199	D200	D201
S23	D67	D68	D69	S68	D202	D203	D204
S24	D70	D71	D72	S69	D205	D206	D207
S25	D73	D74	D75	S70	D208	D209	D210
S26	D76	D77	D78	S71	D211	D212	D213
S27	D79	D80	D81	S72	D214	D215	D216
S28	D82	D83	D84	S73	D217	D218	D219
S29	D85	D86	D87	S74	D220	D221	D222
S30	D88	D89	D90	S75	D223	D224	D225
S31	D91	D92	D93	S76	D226	D227	D228
S32	D94	D95	D96	S77	D229	D230	D231
S33	D97	D98	D99	S78	D232	D233	D234
S34	D100	D101	D102	S79	D235	D236	D237
S35	D103	D104	D105	S80	D238	D239	D240
S36	D106	D107	D108	S81	D241	D242	D243
S37	D109	D110	D111	S82	D244	D245	D246
S38	D112	D113	D114	S83	D247	D248	D249
S39	D115	D116	D117	S84	D250	D251	D252
S40	D118	D119	D120	S85	D253	D254	D255
S41	D121	D122	D123	S86	D256	D257	D258
S42	D124	D125	D126	S87/COM4	D259	D260	D261
S43	D127	D128	D129	S88	D262	D263	D264
S44	D130	D131	D132	S89/OSCI	D265	D266	D267
S45	D133	D134	D135				

Note : This table assumes that pins S1/P1 to S12/P12, S87/COM4 and S89/OSCI are configured for segment output.

LC75809PT

For example, the table below lists the output states for the S21 output pin.

Display data			Output pin (S21) state
D61	D62	D63	
0	0	0	The LCD segments corresponding to COM1, COM2, and COM3 are off.
0	0	1	The LCD segment corresponding to COM3 is on.
0	1	0	The LCD segment corresponding to COM2 is on.
0	1	1	The LCD segment corresponding to COM2 and COM3 are on.
1	0	0	The LCD segment corresponding to COM1 is on.
1	0	1	The LCD segment corresponding to COM1 and COM3 are on.
1	1	0	The LCD segment corresponding to COM1 and COM2 are on.
1	1	1	The LCD segments corresponding to COM1, COM2, and COM3 are on.




LC75809PT

Control data			Common/segment output waveform frame frequency fo[Hz]		
FC0	FC1	FC2	Internal oscillator operating mode (The control data OC is 0, fosc=300[kHz] typ)	External clock operating mode (The control data OC is 1 and EXF is 0, f _{CK1} =300[kHz] typ)	External clock operating mode (The control data OC is 1 and EXF is 1, f _{CK2} =38[kHz] typ)
0	0	0	fosc/6144	f _{CK1} /6144	f _{CK2} /768
0	0	1	fosc/4608	f _{CK1} /4608	f _{CK2} /576
0	1	0	fosc/3072	f _{CK1} /3072	f _{CK2} /384
0	1	1	fosc/2304	f _{CK1} /2304	f _{CK2} /288
1	0	0	fosc/1536	f _{CK1} /1536	f _{CK2} /192
1	0	1	fosc/1152	f _{CK1} /1152	f _{CK2} /144
1	1	0	fosc/768	f _{CK1} /768	f _{CK2} /96

Note : When is setting (FC0,FC1,FC2)=(1,1,1), the frame frequency is same as frame frequency at the time of the (FC0,FC1,FC2)=(0,1,0) setting (fosc/3072, f_{CK1}/3072, f_{CK2}/384).

In addition, if the serial data transfer is the simple mode transfer, the frame frequency is set the fosc/3072 or f_{CK1}/3072 when the control data FC is 0, and is set the fosc/1536 or f_{CK1}/1536 when FC is 1.

Output waveforms (1/3-Duty 1/3-Bias Drive Scheme)




LC75809PT

Control data			Common/segment output waveform frame frequency fo[Hz]		
FC0	FC1	FC2	Internal oscillator operating mode (The control data OC is 0, fosc=300[kHz] typ)	External clock operating mode (The control data OC is 1 and EXF is 0, f _{CK1} =300[kHz] typ)	External clock operating mode (The control data OC is 1 and EXF is 1, f _{CK2} =38[kHz] typ)
0	0	0	fosc/6144	f _{CK1} /6144	f _{CK2} /768
0	0	1	fosc/4608	f _{CK1} /4608	f _{CK2} /576
0	1	0	fosc/3072	f _{CK1} /3072	f _{CK2} /384
0	1	1	fosc/2304	f _{CK1} /2304	f _{CK2} /288
1	0	0	fosc/1536	f _{CK1} /1536	f _{CK2} /192
1	0	1	fosc/1152	f _{CK1} /1152	f _{CK2} /144
1	1	0	fosc/768	f _{CK1} /768	f _{CK2} /96

Note : When is setting (FC0,FC1,FC2)=(1,1,1), the frame frequency is same as frame frequency at the time of the (FC0,FC1,FC2)=(0,1,0) setting (fosc/3072, f_{CK1}/3072, f_{CK2}/384).

In addition, if the serial data transfer is the simple mode transfer, the frame frequency is set the fosc/3072 or f_{CK1}/3072 when the control data FC is 0, and is set the fosc/1536 or f_{CK1}/1536 when FC is 1.

PWM output waveforms



Control data																		PWM output waveforms
PWM output Ch1						PWM output Ch2						PWM output Ch3						
W10	W11	W12	W13	W14	W15	W20	W21	W22	W23	W24	W25	W30	W31	W32	W33	W34	W35	
1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	0	0	1	
1	1	1	0	0	0	1	1	1	0	1	0	1	1	1	1	0	1	

Control data																		PWM output waveforms
PWM output Ch4						PWM output Ch5						PWM output Ch6						
W40	W41	W42	W43	W44	W45	W50	W51	W52	W53	W54	W55	W60	W61	W62	W63	W64	W65	
1	1	1	1	1	0	1	1	1	0	1	0	1	1	1	1	0	0	
1	1	1	1	0	0	1	1	1	1	1	0	1	1	1	0	0	1	

Continued on next page.


LC75809PT

Continued from preceding page.

Control data				PWM output waveform frame frequency fp[Hz]	
PF0	PF1	PF2	PF3	Internal oscillator operating mode (The control data OC is 0, fosc=300[kHz] typ)	External clock operating mode (The control data OC is 1 and EXF is 0, fCK1=300[kHz] typ)
0	0	0	0	fosc/1536	fCK1/1536
1	0	0	0	fosc/1408	fCK1/1408
0	1	0	0	fosc/1280	fCK1/1280
1	1	0	0	fosc/1152	fCK1/1152
0	0	1	0	fosc/1024	fCK1/1024
1	0	1	0	fosc/896	fCK1/896
0	1	1	0	fosc/768	fCK1/768
1	1	1	0	fosc/640	fCK1/640
0	0	0	1	fosc/512	fCK1/512
1	0	0	1	fosc/384	fCK1/384
0	1	0	1	fosc/256	fCK1/256

Note: When is setting (PF0,PF1,PF2,PF3)=(1,1,0,1) and (X,X,1,1), the frame frequency is same as frame frequency at the time of the (PF0,PF1,PF2,PF3)=(1,0,1,0) setting (fosc/896, fCK1/896).
X: don't care

Clock output waveforms




Control data				Clock frequency of clock output P1 fc(=1/Tc)[Hz]
P1A	P1B	P1C	P1D	
1	1	1	0	Clock output function (fosc/2, fCK/2)
0	0	0	1	Clock output function (fosc/8, fCK/8)

Display Control and the $\overline{\text{INH}}$ Pin


Since the LSI internal data (1/4 duty : the display data D1 to D352 and the control data, 1/3 duty : the display data D1 to D267 and the control data) is undefined when power is first applied, applications should set the $\overline{\text{INH}}$ pin low at the same time as power is applied to turn off the display (This sets the S1/P1 to S12/P12, S13 to S86, COM1 to COM3, COM4/S87, S88, and S89/OSCI pins to the V_{SS} level.) and during this period send serial data from the controller. The controller should then set the $\overline{\text{INH}}$ pin high after the data transfer has completed. This procedure prevents meaningless display at power on. (See Figure 5, Figure 6, Figure 7 and Figure 8.)

(1) 1/4 duty




[Figure 5]

(2) 1/3 duty




[Figure 6]

(3)1/4 duty (Simple mode transfer)



[Figure 7]

(4)1/3 duty (Simple mode transfer)



[Figure 8]


Notes on Controller Transfer of Display Data

When using the LC75809PT in 1/4 duty, applications transfer the display data (D1 to D352) in four operations, and in 1/3 duty, they transfer the display data (D1 to D267) in three operations. In either case, applications should transfer all of the display data within 30 ms to maintain the quality of displayed image.

S89/OSCI Pin Peripheral Circuit


(1) Internal oscillator operating mode (control data OC=0)

Connect the S89/OSCI pin to the LCD panel when the internal oscillator operating mode is selected.



(2) External clock operating mode (control data OC=1)


When the external clock operating mode is selected, insert a current protection resistor R_g (2.2 to 22k Ω) between the S89/OSCI pin and external clock output pin (external oscillator). Determine the value of the resistance according to the allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.



Note : Allowable current value at external clock output pin $> \frac{V_{DD}}{R_g}$


(3) Unused pin treatment

When the S89/OSCI pin is not to be used, select the internal oscillator operating mode (setting control data OC to 0) to keep the pin open.




P1 to P12 Pin Peripheral Circuit

It is recommended the circuit shown below be used to adjust the brightness of the LED backlight using the PWM output P1 to P12



Sample Application Circuit 1

1/4 Duty, 1/3Bias




*3 The pins to be connected to the controller (CE, CL, DI, $\overline{\text{INH}}$) can handle 3.3V or 5V.

*4 Connect the S89/OSCI pin to the LCD panel in the internal oscillator operating mode and insert a current protection resistor R_g (2.2 to 22kΩ) between the S89/OSCI pin and external clock output pin (external oscillator) in the external clock operating mode (see “S89/OSCI Pin Peripheral Circuit”)

Sample Application Circuit 2

1/3 Duty, 1/3 Bias



*3 The pins to be connected to the controller (CE, CL, DI, $\overline{\text{INH}}$) can handle 3.3V or 5V.

*4 Connect the S89/OSCI pin to the LCD panel in the internal oscillator operating mode and insert a current protection resistor R_g (2.2 to 22kΩ) between the S89/OSCI pin and external clock output pin (external oscillator) in the external clock operating mode (see “S89/OSCI Pin Peripheral Circuit”)

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of January, 2012. Specifications and information herein are subject to change without notice.