

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

LC79401KNE - Dot-Matrix LCD Drivers

Overview

The LC79401KNE is a 80-outputs segment driver LSI for graphic dot-matrix liquid crystal display systems. The LC79401KNE latches 80 bits of display data sent from a controller using a 4-bit parallel transfer technique and generates LCD drive signals. When combined as a kit with common driver, either the LC79430KNE (QIP100E), the LC79401KNE can drive large screen LCD panels.

Features

- Incorporates LCD drive circuits for 80 bits of display.
- Supports display duties from 1/64 to 1/256
- The provision of a chip disable pin supports power reduction in large-scale panels.
- Allows external provision of the bias power supply
- Operating supply voltage/operating temperature

 V_{DD} (logic block) : 2.7 to 5.5V/-20 to +85°C

- V_{DD} - V_{EE} (LCD block) : 12 to 32V/-20 to +85°C
- Data transfer clock : 6.0MHz (max), bidirectional shifting supported
- Data input : 4-bit parallel input
- CMOS process
- 100-pin flat plastic package (QIP100E)

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc. , please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Specifications

Absolute Maximum Ratings a	at Ta = $25\pm 2^{\circ}$ C, V _{SS} = 0V
----------------------------	---

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage (Logic)	V _{DD} max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V _{DD} -V _{EE} max	*1	0 to 35	V
Maximum input voltage	V _I max		-0.3 to V _{DD} +0.3	V
Storage temperature	Tstg		-40 to +125	°C

Note *1 V_{DD} \geq V1>V3>V4>V_{EE}, V_{DD}-V3 \leq 7V, V4-V_{EE} \leq 7V

Allowable Operating Ranges at Ta = -20 to $+85^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Co	min	typ	max	unit	
Supply voltage (Logic)	V _{DD}			2.7		5.5	V
Supply voltage (LCD)	V _{DD} -V _{EE}	*2, 3		12		32	V
Input high level voltage	VIH	DI1 to DI4, CP, LC DISPOFF	0.8V _{DD}			V	
Input low level voltage	VIL	DI1 to DI4, CP, LC DISPOFF			0.2V _{DD}	V	
CP Shift clock	fCP	СР				6.0	MHz
CP pulse width	tWC	СР		50			ns
LOAD pulse width	tWL	LOAD		50			ns
Setup time	^t SETUP	DI1 to DI4 \rightarrow CP		30			ns
Hold time	^t HOLD	DI1 to DI4 \rightarrow CP	V _{DD} =2.7 to 4.5V	40			ns
			V _{DD} =4.5 to 5.5V	30			ns
$CP \to LOAD$	^t CL	$CP \to LOAD$		80			ns
$LOAD \to CP$	^t LC1	$LOAD \rightarrow CP$		110			ns
	^t LC2	$LOAD \to CP$	V _{DD} =2.7 to 4.5V	30			ns
			V _{DD} =4.5 to 5.5V	15			ns
CP and LOAD rise time	^t R	CP, LOAD	CP, LOAD			*4	ns
CP and LOAD fall time	t _F	CP, LOAD				*4	ns

Note *2 VDD \geq V1>V3>V4>VEE, VDD $\overline{-V3}\leq$ 7V, V4-VEE \leq 7V

*3 When the power is turned on, either the logic system power must be turned on before the LCD drive system power or else they must both be turned on at the same time. When the power is turned off, either the LCD drive system power must be turned off before the logic system power, or else both must be turned off at the same time.

*4 The CP and LOAD rise time (t_R) and the CP and LOAD fall time (t_F) must satisfy equations (1) and (2) below at the same time.

(1)
$$t_{\rm R}$$
, $t_{\rm F} < \frac{1}{2f_{\rm CP}} - t_{\rm WC}$ (2) $t_{\rm R}$, $t_{\rm F} < 50$ ns

LC79401KNE

Parameter	Symbol	Conditions	min	typ	max	unit
Input high level current	Чн	V _{IN} =V _{DD} , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF		1	μΑ	
Input low level current	Ι _{ΙL}	V _{IN} =V _{SS} , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF	-1			μA
Output high level voltage	VOH	I _{OH} =-400μA, CDO	V _{DD} -0.4			V
Output low level voltage	VOL	I _{OL} =400μA, CDO			0.4	V
Driver on resistance	R _{ON} (1)	V _{DD} -V _{EE} =30V, V _{DE} -V _O =0.5V: O1 to O80 *5		0.6	1.5	kΩ
	R _{ON} (2)	V _{DD} -V _{EE} =20V, V _{DE} -V _O =0.5V: O1 to O80 *5		0.7	2.0	kΩ
Standby current drain	IST	CDI=V _{DD} , V _{DD} -V _{EE} =30V, CP=6.0MHz, Output unloaded: V _{SS}			200	μΑ
Operating current drain	ISS *6	V _{DD} -V _{EE} =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V _{SS}			4.0	mA
	I _{EE} *7	V _{DD} -V _{EE} =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V _{EE}			0.5	mA
Input capacitance	Cl	f=6.0MHz ; CP		8		pF

Note *5 V_{DE} = one of V1, V3, V4 or V_{EE}, V1 = V_{DD}, V3 = 15/17 (V_{DD}-V_{EE}), V4 = 2/17 (V_{DD}-V_{EE})

*6 ISS is the current flowing from VDD to VSS


*7 IEE is the current flowing from VDD to VEE

Switching Characteristics at Ta = $25\pm2^{\circ}$ C, V_{SS} = 0V, V_{DD} = 2.7 to 5.5V


Parameter	Symbol	Conc	min	typ	max	unit	
Output delay time 1	^t D1	Load=15pF: CDO V _{DD} =2.7 to 4.5V				100	ns
			V _{DD} =4.5 to 5.5V			80	ns
Output delay time 2	^t D2	Load=15pF: CDO	V _{DD} =2.7 to 4.5V			100	ns
			V _{DD} =4.5 to 5.5V			80	ns

Package Dimensions


unit:mm (typ) 3151A



Pin Assignment



Equivalent Circuit Block Diagram




LC79401KNE


Pin Fun	ction																								
Pin No	Symbol	I/O					Funct	ion																	
90	V _{DD}																								
88	V _{SS}	Supply	V _{DD} -V _{SS} : Logic power supply																						
85	VEE	_	VDD-VEE	/ _{DD} -V _{EE} : LCD drive circuit power supply																					
82	V1		LCD drive	LCD drive level power supply																					
83	V3	Supply		V1,V _{EE} : Selected level																					
84	V4			Jnselected leve																					
99	CP	I	Display d	Display data acquisition clock (falling edge trigger)																					
87	LOAD	I		Display data acquisition clock (falling edge trigger) Display data latch clock (falling edge trigger) The display data LCD drive signal is output on the falling edge.																					
95	DI4		Dis	olay data	LCD	drive outpu	t	LCD disp	lay																
96	DI3	I		Н	Sele	ected level		On																	
97 98	DI2 DI1			L	Unse	lected leve	I	Off																	
30																									
			Control p	in that inverts t	the data out	put destina	tion																		
			R/L	Data input				Number of cl	ock																
					1	2	3		18	19	20														
				DI1	077	073	O69		O9	O5	01														
			L	DI2	O78	074	O70		O10	O6	O2														
91	R/L			DI3	O79	075	071		O11	07	O3														
91	IN/L			DI4	O80	O76	072	•••	O12	O8	O4														
					DI1	O4	O8	012	•••	072	O76	O80													
																	н	DI2	O3	07	011	•••	O71	O75	O79
																					DI3	O2	O6	O10	•••
				DI4	O1	O5	O9	•••	O69	O73	077														
86	М	I	LCD drive	e output alterna	ation signal																				
			Chip disa	•																					
81	CDI	I	Ũ	l : Data is not a : Data is acqu	•																				
100	CDO	0		to the CDI pin		chip when	cascade	connection is	s used.																
				controls the C																					
89	DISPOFF	I	-	e O1 to O80 ou					-																
			LCD drive	e outputs																					
					The output level are determined by the combination of the output the data, The M signal, and The $\overline{DISPOFF}$ pin as shown in the table.																				
			The M sig																						
		ο	0 O80 O		M	Q		וט	SPOFF		utput														
1 to 80 O1 to O80	0			0		L	L			н		V3													
				L	H			н		V1															
																H	L			н	-	V4			
				H		н		H V _{EE}																	
				*	*			L		V1															
92	NC		Note : do	n't care (fixed a	at high or lo	w)																			
	NC	-	Musthal	oft on an																					
93		-	Must be I	en open.																					
94	NC																								

LC79401KNE

Application Example (LC79401KNE/LC79430KNE)



Switching Characteristics Diagram



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- Regarding monolithic semiconductors, if you should intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it is used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for a confirmation.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of September, 2012. Specifications and information herein are subject to change without notice.