Preferred Device

Sensitive Gate Triacs

Silicon Bidirectional Thyristors

Designed for industrial and consumer applications for full wave control of ac loads such as appliance controls, heater controls, motor controls, and other power switching applications.

Features

- Sensitive Gate Allows Triggering by Microcontrollers and other Logic Circuits
- Uniform Gate Trigger Currents in Three Quadrants; Q1, Q2, and Q3
- High Immunity to dv/dt 25 V/µs Minimum at 110°C
- High Commutating di/dt 8.0 A/ms Minimum at 110°C
- Maximum Values of IGT, VGT and IH Specified for Ease of Design
- On-State Current Rating of 8 Amperes RMS at 70°C
- High Surge Current Capability 70 Amperes
- Blocking Voltage to 800 Volts
- Rugged, Economical TO-220AB Package
- Pb-Free Packages are Available*

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) (T _J = -40 to 110°C, Sine Wave, 50 to 60 Hz, Gate Open) MAC8SD MAC8SM MAC8SN	Vdrm, V _{rrm}	400 600 800	V
On-State RMS Current (Full Cycle Sine Wave, 60 Hz, T _C = 70°C)	I _{T(RMS)}	8.0	A
Peak Non-Repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, $T_J = 110^{\circ}$ C)	I _{TSM}	70	A
Circuit Fusing Consideration (t = 8.3 ms)	l ² t	20	A ² sec
Peak Gate Power (Pulse Width \leq 1.0 μ s, T _C = 70°C)	P _{GM}	16	W
Average Gate Power (t = 8.3 ms, $T_C = 70^{\circ}C$)	P _{G(AV)}	0.35	W
Operating Junction Temperature Range	TJ	-40 to +110	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C


Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

ON Semiconductor®

http://onsemi.com

TRIACS 8 AMPERES RMS 400 thru 800 VOLTS



Υ = Year = Work Week WW

			Deeleane
3	= PD-r	ree	Package

	PIN ASSIGNMENT
1	Main Terminal 1
2	Main Terminal 2
3	Gate
4	Main Terminal 2

ORDERING INFORMATION

Device	Package	Shipping
MAC8SD	TO-220AB	50 Units / Rail
MAC8SDG	TO-220AB (Pb-Free)	50 Units / Rail
MAC8SM	TO-220AB	50 Units / Rail
MAC8SMG	TO-220AB (Pb-Free)	50 Units / Rail
MAC8SN	TO-220AB	50 Units / Rail
MAC8SNG	TO-220AB (Pb-Free)	50 Units / Rail

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Preferred devices are recommended choices for future use and best overall value.

MAC8S/D

© Semiconductor Components Indus **C.co**r Publication Order Number: December, 2005 – Re

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case Junction-to-Ambient	$\begin{array}{c} R_{\thetaJC} \\ R_{\thetaJA} \end{array}$	2.2 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	TL	260	°C

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted; Electricals apply in both directions)


Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Peak Repetitive Blocking Current (V _D = Rated V _{DRM} , V _{RRM} ; Gate Open)	T _J = 25°C T _J = 110°C	I _{DRM} , I _{RRM}			0.01 2.0	mA
ON CHARACTERISTICS						
Peak On-State Voltage (Note) ($I_{TM} = \pm 11A$)		V _{TM}	-	-	1.85	V
Gate Trigger Current (Continuous dc) ($V_D = 12 V$, $R_L = 100 \Omega$) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		I _{GT}		2.0 3.0 3.0	5.0 5.0 5.0	mA
Holding Current (V _D = 12V, Gate Open, Initiating Current = \pm 150mA)		Ι _Η	-	3.0	10	mA
Latching Current ($V_D = 24V$, $I_G = 5mA$) MT2(+), G(+) MT2(-), G(-) MT2(+), G(-)		ΙL		5.0 10 5.0	15 20 15	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 12 V$, $R_L = 100\Omega$) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		V _{GT}	0.45 0.45 0.45	0.62 0.60 0.65	1.5 1.5 1.5	V
DYNAMIC CHARACTERISTICS				•	•	
Rate of Change of Commutating Current $V_D = 400 \text{ V}, \text{ I}_{TM} = 3.5 \text{ A}, \text{ Commutating dv/dt} = 10 \text{ V} \mu/\text{sec},$ Gate Open, $T_J = 110^{\circ}\text{C}, \text{ f} = 500 \text{ Hz}, \text{ Snubber: } C_S = 0.01 \mu\text{F},$ $R_S = 15 \Omega$, See Figure 16.)		di/dt _(c)	8.0	10	_	A/ms
Critical Rate of Rise of Off-State Voltage $(V_D = Rate V_{DRM}, Exponential Waveform, R_{GK} = 510 \Omega, T_J = 110^{\circ}C$)	dv/dt	25	75	-	V/µs

2. Indicates Pulse Test: Pulse Width \leq 2.0 ms, Duty Cycle \leq 2%.


www.BDhtp://nsemil.com Com/ON/

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V _{DRM}	Peak Repetitive Forward Off State Voltage
I _{DRM}	Peak Forward Blocking Current
V _{RRM}	Peak Repetitive Reverse Off State Voltage
I _{RRM}	Peak Reverse Blocking Current
V _{TM}	Maximum On State Voltage
I _H	Holding Current




Quadrant Definitions for a Triac




All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.


www.BDhtp://nemicorcom/ON/



www.BDftp://ft@.com/ON/



www.BDhtp://nemi.comcom/ON/



ht p://cnsemi.com www.B

Note: Component values are for verification of rated (di/dt)c. See AN1048 for additional information.

di/dt_(c)

MT2

MT1 G

1N914 51 Ω


Figure 16. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c

NON-POLAR

 C_L

PACKAGE DIMENSIONS

TO-220AB CASE 221A-09 ISSUE AA



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSION 2 DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIMETE	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
κ	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
Ν	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
۷	0.045		1.15	
Ζ		0.080		2.04
		AIN TERM		

3. GATE

4

MAIN TERMINAL 2

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or de

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

www.BDTIC.com/ON/