3.3V ECL 1:5 Clock Distribution Chip

Description

The MC100LVEL14 is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. The LVEL14 is functionally and pin compatible with the EL14 but is designed to operate in ECL or PECL mode for a voltage supply range of -3.0 V to -3.8 V (or 3.0 V to 3.8 V).

The LVEL14 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pulldown resistor) the SEL pin will select the differential clock input.

The common enable (\overline{EN}) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single–ended input conditions, the unused differential input is connected to V_{BB} as a syliching reference voltage. V_{BB} may also rebrash C cynpled inputs. When use I, decoupe V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Features

- 50 ps Output-to-Output Skew
- Synchronous Enable/Disable
- Multiplexed Clock Input
- ESD Protection: Human Body Model >2 kV
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range:

 $V_{CC} = 3.0 \text{ V}$ to 3.8 V with $V_{EE} = 0 \text{ V}$

- NECL Mode Operating Range:
 - $V_{CC} = 0 \text{ V}$ with $V_{EE} = -3.0 \text{ V}$ to -3.8 V
- Internal Input Pulldown Resistors on CLK
- $\bullet\;$ Q Output will Default LOW with Inputs Open or at V_{EE}
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1

For Additional Information, see Application Note AND8003/D

- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 303 devices
- Pb-Free Packages are Available*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



SOIC-20 DW SUFFIX CASE 751D




A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout (Top View) and Logic Diagram

Table 1. PIN DESCRIPTION

| PIN | FUNCTION | |
|-------------------------------|--------------------------|--|
| CLK, CLK | ECL Diff Clock Inputs | |
| SCLK | ECL Scan Clock Input | |
| EN | ECL Sync Enable | |
| SEL | ECL Clock Select Input | |
| $Q_{0-4}, \overline{Q_{0-4}}$ | ECL Diff Clock Outputs | |
| V _{BB} | Reference Voltage Output | |
| V _{CC} | Positive Supply | |
| V _{EE} | Negative Supply | |
| NC | No Connect | |

Table 2. FUNCTION TABLE

| CLK | SCLK | SEL | EN | Q |
|------------------|-------|------|-------|---|
| L H X X | XILXX | XIIC | ILLLL | ⊔ |

*On next negative transition of CLK or SCLK X = Don't Care

Table 3. MAXIMUM RATINGS

| Symbol | NA / N Parameter | Condition 1 | Condition 2 | Fatin g | Unit |
|-------------------|--|--|---|-------------------|--------------|
| V _{CC} | PECL Victie Tover Stupply | /EE = V | | ₹ to | V |
| V _{EE} | NECL Mode Power Supply | V _{CC} = 0 V | | -8 to 0 | V |
| VI | PECL Mode Input Voltage NECL Mode Input Voltage | V _{EE} = 0 V V _{CC} = 0 V | $\begin{array}{l} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$ | 6 to 0 -6 to 0 | V V |
| l _{out} | Output Current | Continuous Surge | | 50 100 | mA mA |
| I _{BB} | V _{BB} Sink/Source | | | ± 0.5 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | SOIC-20 SOIC-20 | 90 60 | °C/W °C/W |
| θ_{JC} | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-20 | 30 to 35 | °C/W |
| T _{sol} | Wave Solder Pb-Free | <2 to 3 sec @ 248°C <2 to 3 sec @ 260°C | | 265 265 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. LVPECL DC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0 V (Note 1)

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------|--|-------------|-------|------------|-------------|------|------------|-------------|------|------------|--------------------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 32 | 40 | | 32 | 40 | | 34 | 42 | mA |
| V _{OH} | Output HIGH Voltage (Note 2) | 2215 | 2295 | 2420 | 2275 | 2345 | 2420 | 2275 | 2345 | 2420 | mV |
| V _{OL} | Output LOW Voltage (Note 2) | 1470 | 1605 | 1745 | 1490 | 1595 | 1680 | 1490 | 1595 | 1680 | mV |
| V _{IH} | Input HIGH Voltage (Single-Ended) | 2135 | | 2420 | 2135 | | 2420 | 2135 | | 2420 | mV |
| V _{IL} | Input LOW Voltage (Single-Ended) | 1490 | | 1825 | 1490 | | 1825 | 1490 | | 1825 | mV |
| V _{BB} | Output Voltage Reference | 1.92 | | 2.04 | 1.92 | | 2.04 | 1.92 | | 2.04 | V |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6) V _{PP} < 500 mV V _{PP} ≥ 500 mV | 1.3 1.5 | | 2.9 2.9 | 1.2 1.4 | | 2.9 2.9 | 1.2 1.4 | | 2.9 2.9 | V V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current Others CLK | 0.5 -300 | | | 0.5 -300 | | | 0.5 -300 | | | μ Α μ Α |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary ± 0.3 V.
- Outputs are terminated through a 50 \(\Omega\) resistor to \(\V_{CC} 2.0 \) V.
 V_{IHCMR} min varies 1:1 with \(\V_{EE} \), max varies 1:1 with \(\V_{CC} \). The \(\V_{IHCMR} \) range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between \(\V_{PP} \) min and 1.0 V.

Table 5. LVNEC (DC (IIAI) ACTERIS IC; V_{CC} = 0.1 V; V_E = -3.3 V (Note 4)

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------|-----------------------------------|--------------|-------|--------------|--------------|-------|--------------|--------------|-------|--------------|--------------------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 32 | 40 | | 32 | 40 | | 34 | 42 | mA |
| V _{OH} | Output HIGH Voltage (Note 5) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| V _{OL} | Output LOW Voltage (Note 5) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |
| V _{IH} | Input HIGH Voltage (Single-Ended) | -1165 | | -880 | -1165 | | -880 | -1165 | | -880 | mV |
| V _{IL} | Input LOW Voltage (Single-Ended) | -1810 | | -1475 | -1810 | | -1475 | -1810 | | -1475 | mV |
| V_{BB} | Output Voltage Reference | -1.38 | | -1.26 | -1.38 | | -1.26 | -1.38 | | -1.26 | V |
| V _{IHCMR} | | -2.0 -1.8 | | -0.4 -0.4 | -2.1 -1.9 | | -0.4 -0.4 | -2.1 -1.9 | | -0.4 -0.4 | V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μА |
| I _{IL} | Input LOW Current Others CLK | 0.5 -300 | | | 0.5 -300 | | | 0.5 -300 | | | μ Α μ Α |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary $\pm 0.3~V$.
- 5. Outputs are terminated through a 50 Ω resistor to V_{CC} 2.0 V.
- V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1.0 V.

Table 6. AC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0.0 V or V_{CC} = 0.0 V; V_{EE} = -3.3 V (Note 7)

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------------------------|--|-------------------|-------|-------------------|-------------------|-------------------|-------------------|-------------------|------|-------------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{max} | Maximum Toggle Frequency (Figure 2) | | > 1 | | | > 1 | | | > 1 | | GHz |
| t _{PLH} t _{PHL} | Prop CLK to Q (Diff) Delay CLK to Q (SE) SCLK to Q | 520 470 470 | | 720 770 770 | 580 530 530 | 680 680 680 | 780 830 830 | 630 580 580 | | 830 880 880 | ps |
| t _{SKEW} | Part-to-Part Skew Within-Device Skew (Note 8) | | | 200 50 | | | 200 50 | | | 200 50 | ps |
| UITTER | Random Clock Jitter (RMS) @ 1 GHz (Figure 2) | | 0.2 | < 1 | | 0.2 | < 1 | | 0.2 | < 1 | ps |
| t _S | Setup Time EN | 0 | -95 | | 0 | -110 | | 0 | -125 | | ps |
| t _H | Hold Time EN | 250 | 150 | | 250 | 160 | | 250 | 175 | | ps |
| V_{PP} | Input Swing CLK (Note 9) | 150 | | 1000 | 150 | | 1000 | 150 | | 1000 | mV |
| t _r t _f | Output Rise/Fall Times Q (20% – 80%) | 230 | | 500 | 230 | | 500 | 230 | | 500 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 7. V_{EE} can vary ±0.3 V. 8. Skews are specified for identical LOW-to-HIGH or HIGH-to-LOW transitions.
- 9. V_{PP}(min) is minimum input swing for which AC parameters guaranteed.




Figure 2. F_{max}/Jitter




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|------------------|----------------------|-----------------------|
| MC100LVEL14DW | SOIC-20 | 38 Units / Rail |
| MC100LVEL14DWG | SOIC-20 (Pb-Free) | 38 Units / Rail |
| MC100LVEL14DWR2 | SOIC-20 | 1000 Tape & Reel |
| MC100LVEL14DWR2G | SOIC-20 (Pb-Free) | 1000 Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

WWW

Resource rere ence of application Notes

AN 40: /I _ CL C ock Distribution echn que:

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-20 **DW SUFFIX** PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE G



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS ARE IN MILLIMET LEAS.
 INTERPRET DIMENSIONS AND TOLERANCES
 PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
 PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION

| | MILLIMETERS | | | | | | | |
|-----|-------------|-------|--|--|--|--|--|--|
| DIM | MIN | MAX | | | | | | |
| Α | 2.35 | 2.65 | | | | | | |
| A1 | 0.10 | 0.25 | | | | | | |
| В | 0.35 | 0.49 | | | | | | |
| С | 0.23 | 0.32 | | | | | | |
| D | 12.65 | 12.95 | | | | | | |
| Е | 7.40 | 7.60 | | | | | | |
| е | 1.27 | BSC | | | | | | |
| Н | 10.05 | 10.55 | | | | | | |
| h | 0.25 | 0.75 | | | | | | |
| L | 0.50 | 0.90 | | | | | | |
| θ | 0 ° | 7 ° | | | | | | |

www.BDTIC.com/ON

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC)

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative