## Programmable Divide-By-N Dual 4-Bit Binary/BCD Down Counter

The MC14569B is a programmable divide-by-N dual 4-bit binary or BCD down counter constructed with MOS P-Channel and N -Channel enhancement mode devices (complementary MOS) in a monolithic structure.

This device has been designed for use with the MC14568B phase comparator/counter in frequency synthesizers, phase-locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.

## Features

- Speed-up Circuitry for Zero Detection
- Each 4-Bit Counter Can Divide Independently in BCD or Binary Mode
- Can be Cascaded With MC14526B for Frequency Synthesizer

Applications

- All Outputs are Buffered
- Schmitt Triggered Clock Conditioning
- $\mathrm{Pb}-$ Free Packages are Available*
MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{S S}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, per Package <br> (Note 1) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Temperature Derating:

Plastic "P and D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.
*For additional information on our $\mathrm{Pb}-F r e e ~ s t r a t e g y ~ a n d ~ s o l d e r i n g ~ d e t a i l s, ~ p l e a s e ~$ download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


## ON Semiconductor ${ }^{\text {8 }}$

## http://onsemi.com

## MARKING DIAGRAMS



PDIP-16
P SUFFIX
CASE 648




| 14569B AWLYYWW |  |
| :---: | :---: |
|  |  |
| 0 |  |

$$
\begin{array}{ll}
\text { A } & =\text { Assembly Location } \\
\text { WL, L } & =\text { Wafer Lot } \\
\text { YY, Y } & =\text { Year } \\
\text { WW, W } & =\text { Work Week }
\end{array}
$$

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on pag 2 of this data sheet.

MC14569B

| PIN ASSIGNMENT |  |  |
| :---: | :---: | :---: |
| $\underset{\text { DETECT }}{\text { ZERO }} \sqrt{1 \bullet}$ | 16 | $\mathrm{V}_{\mathrm{DD}}$ |
| CTL1 [ 2 | 15 | Q |
| P0 [ 3 | 14 | P7 |
| P1 [ 4 | 13 | P6 |
| P2 [ 5 | 12 | P5 |
| P3 [ 6 | 11 | P4 |
| $\begin{gathered} \text { CASCADE } \\ \text { FEDBACK } \end{gathered}$ | 10 | $\mathrm{CTL}_{2}$ |
| $\mathrm{V}_{\text {SS }} 8$ | 9 | CLOCK |

## BLOCK DIAGRAM



ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC14569BCP | PDIP-16 | 500 Units / Rail |
| MC14569BCPG | PDIP-16 <br> (Pb-Free) | 500 Units / Rail |
| MC14569BDW | SOIC-16 WB | 47 Units / Rail |
| MC14569BDWG | SOIC-16 WB <br> (Pb-Free) | 47 Units / Rail |
| MC14569BDWR2 | SOIC-16 WB | 1000 Units / Tape \& Reel |
| MC14569BDWR2G | SOIC-16 WB <br> (Pb-Free) | 1000 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $V_{D D}$ <br> Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \end{gathered}$ | Max | Min | Max |  |
| Output Voltage "0" Level $V_{\text {in }}=V_{D D} \text { or } 0$ | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
| $\mathrm{V}_{\text {in }}=0$ or $\mathrm{V}_{\mathrm{DD}}$ " 1 " Level | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| $\begin{array}{\|l\|} \hline \text { Input Voltage } \\ \left(V_{O}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \end{array}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
| $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \quad \text { "1" Level } \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | Vdc |
| Output Drive Current  <br> $\left(V_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right)$ Source <br> $\left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right)$  | ${ }^{\text {IOH }}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ |  | $\begin{gathered} -2.4 \\ -0.51 \\ -1.3 \\ -3.4 \end{gathered}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ |  | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -2.4 \end{gathered}$ |  | mAdc |
| $\begin{array}{ll} \left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right) & \text { Sink } \\ \left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right) & \end{array}$ | lol | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ |  | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | 1 in | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(\mathrm{V}_{\mathrm{in}}=0\right)$ | $\mathrm{C}_{\text {in }}$ |  |  |  |  | $5.0$ | $7.5$ | - | - | pF |
| Quiescent Current (Per Package) | $V_{\mathrm{DD}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 5.0 \\ 10 \\ 20 \end{gathered}$ |  | 0.005 0.010 0.015 | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | I- | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (Notes 3 \& 4) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | ${ }_{\text {IT }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(0.58 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.20 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.95 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
3. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
4. To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 \mathrm{pF})+\left(C_{L}-50\right) V f k
$$

where: $I_{T}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ in volts, f in kHz is input frequency, and $\mathrm{k}=0.001$.

SWITCHING CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | All Types |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 5) } \end{aligned}$ | Max |  |
| Output Rise Time | ${ }_{\text {t }}^{\text {the }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{gathered} \hline 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| Output Fall Time | $\mathrm{t}_{\text {THL }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 50 \\ & 40 \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| Zero Detect Output <br> Q Output | tpLH | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 420 \\ & 175 \\ & 125 \end{aligned}$ | $\begin{aligned} & 700 \\ & 300 \\ & 250 \end{aligned}$ | ns |
|  |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 675 \\ & 285 \\ & 200 \end{aligned}$ | $\begin{gathered} \hline 1200 \\ 500 \\ 400 \end{gathered}$ | ns |
| Zero Detect Output <br> Q Output | $\mathrm{t}_{\text {PHL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 380 \\ & 150 \\ & 100 \end{aligned}$ | $\begin{aligned} & 600 \\ & 300 \\ & 200 \end{aligned}$ | ns |
|  |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 530 \\ & 225 \\ & 155 \end{aligned}$ | $\begin{gathered} \hline 1000 \\ 400 \\ 300 \end{gathered}$ | ns |
| Clock Pulse Width | $\mathrm{t}_{\mathrm{WH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 300 \\ & 150 \\ & 115 \end{aligned}$ | $\begin{gathered} \hline 100 \\ 45 \\ 30 \end{gathered}$ |  | ns |
| Clock Pulse Frequency |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \hline 2.1 \\ & 5.1 \\ & 7.8 \\ & \hline \end{aligned}$ | MHz |
| Clock Pulse Rise and Fall Time N/ | $\mathrm{t}_{\text {TL }}$, $\mathrm{t}_{\text {T }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | NOLIMI |  | us |

5. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

## SWITCHING WAVEFORMS



Figure 1.


Figure 2.

## INPUTS

P0, P1, P2, P3 (Pins 3, 4, 5, 6) - Preset Inputs. Programmable inputs for the least significant counter. May be binary or BCD depending on the control input.

P4, P5, P6, P7 (Pins 11, 12, 13, 14) - Preset Inputs. Programmable inputs for the most significant counter. May be binary or BCD depending on the control input.

Clock (Pin 9) - Preset data is decremented by one on each positive transition of this signal.

## OUTPUTS

Zero Detect (Pin 1) - This output is normally low and goes high for one clock cycle when the counter has decremented to zero.

Q (Pin 15) - Output of the last stage of the most significant counter. This output will be inactive unless the preset input P7 has been set high.

## CONTROLS

Cascade Feedback (Pin 7) - This pin is normally set high. When low, loading of the preset inputs (P0 through P7) is inhibited, i.e., P0 through P7 are "don't cares." Refer to Table 1 for output characteristics.
$\mathbf{C T L}_{1}$ (Pin 2) - This pin controls the counting mode of the least significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.
$\mathbf{C T L}_{2}(\operatorname{Pin} 10)$ - This pin controls the counting mode of the most significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

## SUPPLY PINS

$\mathbf{V}_{\text {SS }}$ (Pin 18) - Negative Supply Voltage. This pin is usually connected to ground.

VDD (Pin 16) - Positive Supply Voltage. This pin is connected to a positive supply voltage ranging from 3.0 V to 18 V .

## OPERATING CHARACTERISTICS

The MC14569B is a programmable divide-by-N dual 4-bit down counter. This counter may be programmed (i.e., preset) in BCD or binary code through inputs P0 to P7. For each counter, the counting sequence may be chosen independently by applying a high (for BCD count) or a low (for binary count) to the control inputs $\mathrm{CTL}_{1}$ and $\mathrm{CTL}_{2}$.

The divide ratio N ( N being the value programmed on the preset inputs P 0 to P 7 ) is automatically loaded into the counter as soon as the count 1 is detected. Therefore, a division ratio of one is not possible. After N clock cycles,
one pulse appears on the Zero Detect output. (See Timing Diagram.) The Q output is the output of the last stage of the most significant counter (See Tables 1 through 5, Mode Controls.)
When cascading the MC14569B to the MC14526B, the Cascade Feedback input, Q, and Zero Detect outputs must be respectively connected to " 0 ", Clock, and Load of the following counter. If the MC14569B is used alone, Cascade Feedback must be connected to $V_{D D}$.


Table 1Mode Controls (Cascade Feedback = Low)

| Counter Control Values |  | Divide Ratio |  |
| :---: | :---: | :---: | :---: |
| CTL $_{\mathbf{1}}$ | CTL $_{\mathbf{2}}$ | Zero Detect | $\mathbf{Q}$ |
| 0 | 0 | 256 | 256 |
| 0 | 1 | 160 | 160 |
| 1 | 0 | 160 | 160 |
| 1 | 1 | 100 | 100 |

NOTE: Data Preset Inputs (P0-P7) are "Don't Cares" while Cascade Feedback is Low.

Table 2Mode Controls $\left(\mathrm{CTL}_{1}=\right.$ Low, $\mathrm{CTL}_{2}=$ Low, Cascade Feedback $=$ High $)$


X = No Output (Always Low)

Table 3Mode Controls $\left(\mathrm{CLL}_{1}=\right.$ High, $\mathrm{CTL}_{2}=$ Low, Cascade Feedback $=$ High $)$


X = No Output (Always Low)

Table 4Mode Controls $\left(\mathrm{CTL}_{1}=\right.$ Low, $\mathrm{CTL}_{2}=$ High, Cascade Feedback $=$ High $)$


X = No Output (Always Low)

Table 5Mode Controls $\left(\mathrm{CTL}_{1}=\right.$ High, $\mathrm{CTL}_{2}=$ High, Cascade Feedback $=$ High $)$


X = No Output (Always Low)

TIMING DIAGRAM MC14569B



TYPICAL APPLICATIONS


Figure 3. Cascading MC14568B and MC14522B or MC14526B with MC14569B


Figure 4. Frequency Synthesizer with MC14568B and MC14569B Using a Mixer
(Channel Spacing 10 kHz)

## MC14569B

## PACKAGE DIMENSIONS

PDIP-16<br>P SUFFIX<br>PLASTIC DIP PACKAGE<br>CASE 648-08<br>ISSUE T



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.740 | 0.770 | 18.80 | 19.55 |
| B | 0.250 | 0.270 | 6.35 | 6.85 |
| C | 0.145 | 0.175 | 3.69 | 4.44 |
| D | 0.015 | 0.021 | 0.39 | 0.53 |
| F | 0.040 | 0.70 | 1.02 | 1.77 |
| G | 0.100 | BSC | 2.54 |  |
| BSC |  |  |  |  |
| H | 0.050 | BSC | 1.27 | BSC |
| J | 0.008 | 0.015 | 0.21 | 0.38 |
| K | 0.110 | 0.130 | 2.80 | 3.30 |
| L | 0.295 | 0.305 | 7.50 | 7.74 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $.10^{\circ}$ |
| S | 0.020 | 0.040 | 0.51 | 1.01 |

TSSOP-16
DT SUFFIX


## MC14569B

## PACKAGE DIMENSIONS

SOIC-16 WB<br>DW SUFFIX PLASTIC SOIC PACKAGE<br>CASE 751G-03<br>ISSUE C



## unw. BDTI C. com/ON


#### Abstract

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative

