Single Supply 3.0 V to 44 V Operational Amplifiers

Quality bipolar fabrication with innovative design concepts are employed for the MC33071/72/74, MC34071/72/74, NCV33072/74A series of monolithic operational amplifiers. This series of operational amplifiers offer 4.5 MHz of gain bandwidth product, 13 V/µs slew rate and fast settling time without the use of JFET device technology. Although this series can be operated from split supplies, it is particularly suited for single supply operation, since the common mode input voltage range includes ground potential (V_{EE}). With a Darlington input stage, this series exhibits high input resistance, low input offset voltage and high gain. The all NPN output stage, characterized by no deadband crossover distortion and large output voltage swing, provides high capacitance drive capability, excellent phase and gain margins, low open loop high frequency output impedance and symmetrical source/sink AC frequency response.

The MC33071/72/74, MC34071/72/74, NCV33072/74, A series of devices are available in standard or prime performance (A Suffix) grades and are specified over the commercial, industrial/vehicular or military temperature ranges. The complete series of single, dual and quad operational amplifiers are available in plastic DIP, SOIC, QFN and TSSOP surface mount packages.


Features

- Wide Bandwidth: 4.5 MHz
- High Slew Rate: 13 V/µs
- Fast Settling Time: 1.1 µs to 0.1%
- Wide Single Supply Operation: 3.0 V to 44 V
- Wide Input Common Mode Voltage Range: Includes Ground (V_{EE})
- Low Input Offset Voltage: 3.0 mV Maximum (A Suffix)
- Large Output Voltage Swing: -14.7 V to +14 V (with ±15 V Supplies)
- Large Capacitance Drive Capability: 0 pF to 10,000 pF
- Low Total Harmonic Distortion: 0.02%
- Excellent Phase Margin: 60°
- Excellent Gain Margin: 12 dB
- Output Short Circuit Protection
- ESD Diodes/Clamps Provide Input Protection for Dual and Quad
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com




ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 20 of this data sheet.

PIN CONNECTIONS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (from V _{EE} to V _{CC})	V _S	+44	V
Input Differential Voltage Range	V _{IDR}	(Note 1)	V
Input Voltage Range	V _{IR}	(Note 1)	V
Output Short Circuit Duration (Note 2)	t _{SC}	Indefinite	Sec
Operating Junction Temperature	TJ	+150	°C
Storage Temperature Range	T _{stg}	-60 to +150	°C
ESD Capability, Dual and Quad (Note 3) Human Body Model Machine Model	ESD _{HBM} ESD _{MM}	2000 200	V

htp://ensemi.com

WWW.

Either or both input voltages should not exceed the magnitude of V_{CC} or V_{EE}.
 Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded (see Figure 2).

This device series incorporates ESD protection and is tested by the following methods: З. ESD Human Body Model tested per AEC-Q100-002 (JEDÉC standard: JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (JEDEC standard: JESD22-A115)

К

ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = -15 V, R_L = connected to ground, unless otherwise noted. See Note 4 for $T_A = T_{low}$ to T_{high})

			A Suffix		N	lon-Suffi	x	
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage ($R_S = 100 \Omega$, $V_{CM} = 0 V$, $V_O = 0 V$) $V_{CC} = +15 V$, $V_{EE} = -15 V$, $T_A = +25^{\circ}C$ $V_{CC} = +5.0 V$, $V_{EE} = 0 V$, $T_A = +25^{\circ}C$ $V_{CC} = +15 V$, $V_{EE} = -15 V$, $T_A = T_{low}$ to T_{high}	V _{IO}	_ _ _	0.5 0.5 –	3.0 3.0 5.0		1.0 1.5 -	5.0 5.0 7.0	mV
Average Temperature Coefficient of Input Offset Voltage $R_S = 10 \Omega$, $V_{CM} = 0 V$, $V_O = 0 V$, $T_A = T_{low}$ to T_{high}	$\Delta V_{IO} / \Delta T$	_	10	_	_	10	_	μV/°0
Input Bias Current (V _{CM} = 0 V, V _O = 0 V) $T_A = +25^{\circ}C$ $T_A = T_{low}$ to T_{high}	I _{IB}	-	100 -	500 700		100 _	500 700	nA
Input Offset Current (V _{CM} = 0 V, V _O = 0V) $T_A = +25$ °C $T_A = T_{low}$ to T_{high}	I _{IO}	-	6.0 _	50 300		6.0 _	75 300	nA
Input Common Mode Voltage Range $T_A = +25$ °C $T_A = T_{low}$ to T_{high}	V _{ICR}		to (V _{CC} - to (V _{CC} -			to (V _{CC} - to (V _{CC} -		V
Large Signal Voltage Gain (V _O = ±10 V, R _L = 2.0 k Ω) T _A = +25°C T _A = T _{low} to T _{high}	A _{VOL}	50 25	100 -		25 20	100 -	-	V/m∖
$ \begin{array}{l} \text{Output Voltage Swing (V_{ID}=\pm1.0 \text{ V})} \\ \text{V}_{CC}=+5.0 \text{ V}, \text{ V}_{EE}=0 \text{ V}, \text{ R}_{L}=2.0 \text{ k}\Omega, \text{ T}_{A}=+25^{\circ}\text{C} \\ \text{V}_{CC}=+15 \text{ V}, \text{ V}_{EE}=-15 \text{ V}, \text{ R}_{L}=10 \text{ k}\Omega, \text{ T}_{A}=+25^{\circ}\text{C} \\ \text{V}_{CC}=+15 \text{ V}, \text{ V}_{EE}=-15 \text{ V}, \text{ R}_{L}=2.0 \text{ k}\Omega, \\ \text{T}_{A}=\text{T}_{low} \text{ to } \text{T}_{high} \end{array} $	V _{OH}	3.7 13.6 13.4	4.0 14 -	- -	3.7 13.6 13.4	4.0 14 -	- -	V
$ \begin{array}{l} V_{CC}=+5.0 \; V, \; V_{EE}=0 \; V, \; R_L=2.0 \; k\Omega, \; T_A=+25^\circ C \\ V_{CC}=+15 \; V, \; V_{EE}=-15 \; V, \; R_L=10 \; k\Omega, \; T_A=+25^\circ C \\ V_{CC}=+15 \; V, \; V_{EE}=-15 \; V, \; R_L=2.0 \; k\Omega, \\ T_A=T_{low} \; to \; T_{high} \end{array} $	V _{OL}	- - -	0.1 -14.7 -	0.3 -14.3 -13.5	- - -	0.1 -14.7 -	0.3 -14.3 -13.5	V
Output Short Circuit Current (V _{ID} = 1.0 V, V _O = 0 V, $T_A = 25^{\circ}C$) Source Sink	I _{SC}	10 20	30 30		10 20	30 30		mA
Common Mode Rejection $R_S \leq 10 \ k\Omega, \ V_{CM} = V_{ICR}, \ T_A = 25^\circ C$	CMR	80	97	-	70	97	-	dB
Power Supply Rejection (R _S = 100 Ω) V _{CC} /V _{EE} = +16.5 V/-16.5 V to +13.5 V/-13.5 V, T _A = 25°C	PSR	80	97	-	70	97	-	dB
Power Supply Current (Per Amplifier, No Load) $V_{CC} = +5.0 \text{ V}, V_{EE} = 0 \text{ V}, V_O = +2.5 \text{ V}, T_A = +25^{\circ}\text{C}$ $V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, V_O = 0 \text{ V}, T_A = +25^{\circ}\text{C}$ $V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, V_O = 0 \text{ V},$ $T_A = T_{Iow} \text{ to } T_{high}$	ID	- - -	1.6 1.9 -	2.0 2.5 2.8		1.6 1.9 -	2.0 2.5 2.8	mA

= 0°C for MC34071,2,4,/A


= +70°C for MC34071,2,4,/A = +125°C for MC34072,4/V, NCV33072,4A = -40°C for MC34072,4/V, NCV33072,4A Case 510AJ T_{low}/T_{high} guaranteed by product characterization.

www.BDhr:/hemi.com/ON/

AC ELECTRICAL CHARACTERISTIC	V_{CC} = +15 V, V_{EE} = -15 V, R_L = connected to ground.	$\Gamma_A = +25^{\circ}C$, unless otherwise noted.)
------------------------------	------------------------------------------------------------------	------------------------------------------------------

		A Suffix		N	lon-Suff	ix		
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Slew Rate (V _{in} = -10 V to +10 V, R _L = 2.0 kΩ, C _L = 500 pF) A _V = +1.0 A _V = -1.0	SR	8.0 -	10 13		8.0 -	10 13		V/µs
Setting Time (10 V Step, A _V = -1.0) To 0.1% (+1/2 LSB of 9-Bits) To 0.01% (+1/2 LSB of 12-Bits)	t _s	-	1.1 2.2			1.1 2.2		μs
Gain Bandwidth Product (f = 100 kHz)	GBW	3.5	4.5	-	3.5	4.5	-	MHz
Power Bandwidth A_V = +1.0, R_L = 2.0 k\Omega, V_O = 20 V_{pp}, THD = 5.0\%	BW	-	160	-	-	160	-	kHz
Phase margin $R_L = 2.0 \text{ k}\Omega$ $R_L = 2.0 \text{ k}\Omega$, $C_L = 300 \text{ pF}$	f _m		60 40			60 40		Deg
Gain Margin R _L = 2.0 k Ω R _L = 2.0 k Ω , C _L = 300 pF	A _m	- -	12 4.0	-		12 4.0		dB
Equivalent Input Noise Voltage $R_S = 100 \ \Omega$, f = 1.0 kHz	e _n	-	32	-	-	32	-	nV/√H
Equivalent Input Noise Current f = 1.0 kHz	i _n	-	0.22	-	-	0.22	-	pA/√H
Differential Input Resistance $V_{CM} = 0 V$	R _{in}	-	150	-	-	150	-	MΩ
Differential Input Capacitance $V_{CM} = 0 V$	C _{in}	-	2.5	-	-	2.5	-	pF
Total Harmonic Distortion $A_V = +10, \ R_L = 2.0 \ k\Omega, \ 2.0 \ V_{pp} \leq V_O \leq 20 \ V_{pp}, \ f = 10 \ kHz$	THD	-	0.02	-	-	0.02	-	%
Channel Separation (f = 10 kHz)	-	-	120	-	-	120	-	dB
Open Loop Output Impedance (f = 1.0 MHz)	Z _O	-	30	-	-	30	-	W

Single Supply 3.0 V to 44 V



Split Supplies





Figure 2. Power Supply Configurations




Offset nulling range is approximately ± 80 mV with a 10 k potentiometer (MC33071, MC34071 only).


Figure 3. Offset Null Circuit

www.BDhtp://nsemil.com Com/ON/


MC34071,2,4,A MC33071,2,4,A, NCV33072,4,A



www.BDhtp://hsemil.com/on/




www.BDhtp://dns.mil.com/on/



MC34071,2,4,A MC33071,2,4,A, NCV33072,4,A

www.BDhtp://html:comcom/ON/






Figure 26. Gain Margin versus Temperature

WWW.BDhtp://nsemi.com





Figure 27. Phase Margin and Gain Margin versus Differential Source Resistance



MC34071,2,4,A MC33071,2,4,A, NCV33072,4,A

www.BDhtp://nemil.com.com/ON/

Figure 33. Power Supply Rejection

versus Frequency

Figure 32. Common Mode Rejection

versus Frequency

PSR, POWER SUPPLY REJECTION (db) 9.0 -PSR (ΔV_{EE} = +1.5 V) V_{CC} = +15 V $T_A = -55^{\circ}C$ I_{CC}, SUPPLY CURRENT (mA) V_{EE} = -15 V 8.0 +PSR (ΔV_{CC} = +1.5 V) 7.0 = 25°C TΑ $\varphi \Delta V_{CC}$ 6.0 $\Delta V_0 / A_{DM}$ T_A = 125°C +PSR = 20 Log ΔV_{CC} A_{DM} $O \Delta V_0$ 5.0 $\Delta V_0 / A_{DM}$ $Q \Delta V_{EE}$ PSR = 20 Log ΔV_{EE} Quad device 4.0 65 20 -25 25 75 100 0 5.0 10 15 25 -55 0 50 125 T_A, AMBIENT TEMPERATURE (°C) V_{CC}, |V_{EE}|, SUPPLY VOLTAGE (V) Figure 34. Supply Current versus Figure 35. Power Supply Rejection Supply Voltage versus Temperature 2.8 120 70 $e_{
m N}$, INPUT NOICE VOLTAGE (nV $\sqrt{
m Hz}$) V_{CC} = +15 V INPUT NOISE CURRENT (pA VHz 60 $V_{CC} = +15 V$ V_{EE} = -15 V 100 CHANNEL SEPARATION (dB) V_{EE} = -15 V $V_{CM} = 0$ 50 2.0 T_A = 25°C $T_A = 25^{\circ}C$ 80 40 1.6 Voltage 60 30 1.2 40 Current 20 0.8 20 10 0.4 ____ ٥ 0 10 10 100 1.0 k 10 k 10 20 30 50 70 100 200 300 100 k f, FREQUENCY (kHz) f, FREQUENCY (kHz)

Figure 36. Channel Separation versus Frequency

Figure 37. Input Noise versus Frequency

APPLICATIONS INFORMATION CIRCUIT DESCRIPTION/PERFORMANCE FEATURES

Although the bandwidth, slew rate, and settling time of the MC34071 amplifier series are similar to op amp products utilizing JFET input devices, these amplifiers offer other additional distinct advantages as a result of the PNP transistor differential input stage and an all NPN transistor output stage.

Since the input common mode voltage range of this input stage includes the V_{EE} potential, single supply operation is feasible to as low as 3.0 V with the common mode input voltage at ground potential.

The input stage also allows differential input voltages up to ± 44 V, provided the maximum input voltage range is not exceeded. Specifically, the input voltages must range between V_{EE} and V_{CC} supply voltages as shown by the maximum rating table. In practice, although not recommended, the input voltages can exceed the V_{CC} voltage by approximately 3.0 V and decrease below the V_{EE} voltage by 0.3 V without causing product damage, although output phase reversal may occur. It is also possible to source

up to approximately 5.0 mA of current from V_{EE} through either inputs clamping diode without damage or latching, although phase reversal may again occur.

If one or both inputs exceed the upper common mode voltage limit, the amplifier output is readily predictable and may be in a low or high state depending on the existing input bias conditions.

Since the input capacitance associated with the small geometry input device is substantially lower (2.5 pF) than the typical JFET input gate capacitance (5.0 pF), better frequency response for a given input source resistance can be achieved using the MC34071 series of amplifiers. This performance feature becomes evident, for example, in fast settling D-to-A current to voltage conversion applications where the feedback resistance can form an input pole with the input capacitance of the op amp. This input pole creates a 2nd order system with the single pole op amp and is therefore detrimental to its settling time. In this context, lower input capacitance is desirable especially for higher

www.BDhtp://hsmicorcom/ON/

values of feedback resistances (lower current DACs). This input pole can be compensated for by creating a feedback zero with a capacitance across the feedback resistance, if necessary, to reduce overshoot. For 2.0 k Ω of feedback resistance, the MC34071 series can settle to within 1/2 LSB of 8–bits in 1.0 μ s, and within 1/2 LSB of 12–bits in 2.2 μ s for a 10 V step. In a inverting unity gain fast settling configuration, the symmetrical slew rate is ±13 V/ μ s. In the classic noninverting unity gain configuration, the output positive slew rate is +10 V/ μ s, and the corresponding negative slew rate will exceed the positive slew rate as a function of the fall time of the input waveform.

Since the bipolar input device matching characteristics are superior to that of JFETs, a low untrimmed maximum offset voltage of 3.0 mV prime and 5.0 mV downgrade can be economically offered with high frequency performance characteristics. This combination is ideal for low cost precision, high speed quad op amp applications.

The all NPN output stage, shown in its basic form on the equivalent circuit schematic, offers unique advantages over the more conventional NPN/PNP transistor Class AB output stage. A 10 k Ω load resistance can swing within 1.0 V of the positive rail (V_{CC}), and within 0.3 V of the negative rail (V_{EE}), providing a 28.7 V_{pp} swing from ±15 V supplies. This large output swing becomes most noticeable at lower supply voltages.

The positive swing is limited by the saturation voltage of the current source transistor Q7, and VBE of the NPN pull up transistor Q17, and the voltage drop associated with the short circuit resistance, R₇. The negative swing is limited by the saturation voltage of the pull-down transistor Q₁₆, the voltage drop $I_L R_6$, and the voltage drop associated with resistance R7, where IL is the sink load current. For small valued sink currents, the above voltage drops are negligible, allowing the negative swing voltage to approach within millivolts of V_{EE} . For large valued sink currents (>5.0 mA), diode D3 clamps the voltage across R_6 , thus limiting the negative swing to the saturation voltage of Q_{16} , plus the forward diode drop of D3 (\approx V_{EE} +1.0 V). Thus for a given supply voltage, unprecedented peak-to-peak output voltage swing is possible as indicated by the output swing specifications.

If the load resistance is referenced to V_{CC} instead of ground for single supply applications, the maximum possible output swing can be achieved for a given supply voltage. For light load currents, the load resistance will pull the output to V_{CC} during the positive swing and the output will pull the load resistance near ground during the negative swing. The load resistance value should be much less than that of the feedback resistance to maximize pull up capability.

Because the PNP output emitter–follower transistor has been eliminated, the MC34071 series offers a 20 mA minimum current sink capability, typically to an output voltage of (V_{EE} +1.8 V). In single supply applications the output can directly source or sink base current from a common emitter NPN transistor for fast high current switching applications.

In addition, the all NPN transistor output stage is inherently fast, contributing to the bipolar amplifier's high gain bandwidth product and fast settling capability. The associated high frequency low output impedance (30 Ω typ @ 1.0 MHz) allows capacitive drive capability from 0 pF to 10,000 pF without oscillation in the unity closed loop gain configuration. The 60° phase margin and 12 dB gain margin as well as the general gain and phase characteristics are virtually independent of the source/sink output swing conditions. This allows easier system phase compensation, since output swing will not be a phase consideration. The high frequency characteristics of the MC34071 series also allow excellent high frequency active filter capability, especially for low voltage single supply applications.

Although the single supply specifications is defined at 5.0 V, these amplifiers are functional to 3.0 V @ 25° C although slight changes in parametrics such as bandwidth, slew rate, and DC gain may occur.

If power to this integrated circuit is applied in reverse polarity or if the IC is installed backwards in a socket, large unlimited current surges will occur through the device that may result in device destruction.

Special static precautions are not necessary for these bipolar amplifiers since there are no MOS transistors on the die.

As with most high frequency amplifiers, proper lead dress, component placement, and PC board layout should be exercised for optimum frequency performance. For example, long unshielded input or output leads may result in unwanted input–output coupling. In order to preserve the relatively low input capacitance associated with these amplifiers, resistors connected to the inputs should be immediately adjacent to the input pin to minimize additional stray input capacitance. This not only minimizes the input pole for optimum frequency response, but also minimizes extraneous "pick up" at this node. Supply decoupling with adequate capacitance immediately adjacent to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit great impedance changes over temperature.

The output of any one amplifier is current limited and thus protected from a direct short to ground. However, under such conditions, it is important not to allow the device to exceed the maximum junction temperature rating. Typically for ± 15 V supplies, any one output can be shorted continuously to ground without exceeding the maximum temperature rating.

www.BDhtp://chaemi.comcom/ON/

(Typical Single Supply Applications V_{CC} = 5.0 V)






Figure 38. AC Coupled Noninverting Amplifier








Figure 42. Active High-Q Notch Filter




Figure 39. AC Coupled Inverting Amplifier




Figure 41. Unity Gain Buffer TTL Driver




Figure 43. Active Bandpass Filter

ht p://cns emi.com-1.





Figure 44. Low Voltage Fast D/A Converter








Figure 46. LED Driver




Figure 47. Transistor Driver





Figure 48. AC/DC Ground Current Monitor





www.BDhtp://fremi.comcom/ON/





Figure 50. Low Input Voltage Comparator with Hysteresis








Figure 54. Low Voltage Peak Detector

WWW.

B




Figure 51. High Compliance Voltage to Sink Current Converter




Figure 53. Bridge Current Amplifier







Figure 55. High Frequency Pulse Width Modulation

ht p://cnsemi.com 1

GENERAL ADDITIONAL APPLICATIONS INFORMATION V_S = ± 15.0 V













Figure 60. Basic Noninverting Amplifier

WWW

htp://cnsemi.com 1








Figure 59. Basic Inverting Amplifier




Figure 61. Unity Gain Buffer ($A_V = +1.0$)

MC34071,2,4,A MC33071,2,4,A, NCV33072,4,A




Figure 62. High Impedance Differential Amplifier




Figure 63. Dual Voltage Doubler

www.BDhtp://hsemi.comcom/ON/

ORDERING INFORMATION

Op Amp Function	Device	Operating Temperature Range	Package	Shipping [†]
	MC34071PG		PDIP-8 (Pb-Free)	50 Units / Rail
	MC34071APG		PDIP-8 (Pb-Free)	50 Units / Rail
	MC34071DG	SOIC-8 (Pb-Free)	98 Units / Rail	
Single -	MC34071DR2G	$T_{A} = 0^{\circ} \text{ to } +70^{\circ}\text{C}$	SOIC-8 (Pb-Free)	2500 / Tape & Reel
	MC34071ADG		SOIC-8 (Pb-Free)	98 Units / Rail
	MC34071ADR2G		SOIC-8 (Pb-Free)	2500 / Tape & Reel
	MC33071PG		PDIP-8 (Pb-Free)	50 Units / Rail
	MC33071APG		PDIP-8 (Pb-Free)	50 Units / Rail
	MC33071DG	T 400 kr 0500	SOIC-8 (Pb-Free)	98 Units / Rail
	MC33071DR2G	$T_A = -40^\circ \text{ to } +85^\circ \text{C}$	SOIC-8 (Pb-Free)	2500 / Tape & Reel
	MC33071ADG		SOIC-8 (Pb-Free)	98 Units / Rail
	MC33071ADR2G		SOIC-8 (Pb-Free)	2500 / Tape & Reel

www.BDht://Insamil.com .com/ON/

ORDERING INFORMATION	(continued)
----------------------	-------------

Op Amp Function	Device	Operating Temperature Range	Package	Shipping [†]
	MC34072PG		PDIP-8	
			(Pb–Free)	
	MC34072APG	——————————————————————————————————————	PDIP-8	50 Units / Rail
			(Pb-Free)	
	MC34072DG		SOIC-8	
			(Pb-Free)	
	MC34072ADG	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	SOIC-8	98 Units / Rail
		$I_{A} = 0 \ 10 + 70 \ C$	(Pb-Free)	
	MC34072DR2G		SOIC-8	
			(Pb-Free)	2500 Units / Tape & Reel
	MC34072ADR2G		SOIC-8	
			(Pb-Free)	
	MC34072AMTTBG		WQFN10	3000 Units / Tape & Reel
			(Pb-Free)	
	MC33072PG		PDIP-8	
			(Pb-Free)	50 Unite / Doil
	MC33072APG		PDIP-8	50 Units / Rail
Dual			(Pb-Free)	
	MC33072DG		SOIC-8	
		T 400 kg 0500	(Pb-Free)	
	MC33072ADG	$T_A = -40^\circ \text{ to } +85^\circ \text{C}$	SOIC-8	98 Units / Rail
			(Pb-Free)	
	MC33072DR2G		SOIC-8	
			(Pb-Free)	
	MC33072ADR2G	——	SOIC-8	2500 / Tape & Reel
			(Pb-Free)	
	MC34072VDG		SOIC-8	
			(Pb-Free)	98 Units / Rail
	MC34072VDR2G	—	SOIC-8	
			(Pb-Free)	2500 / Tape & Reel
	MC34072VPG	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	PDIP-8	
			(Pb–Free)	50 Units / Rail
	NCV33072DR2G*	——	SOIC-8	2500 / Tape & Reel
	NCV33072DR2G*		(Pb-Free)	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *NCV prefix for automotive and other applications requiring unique site and control change requirements; AEC-Q100 qualified and PPAP

capable.

www.BDhtp://htemi.com.com/ON/

ORDERING INFORMATION (continued)

Op Amp Function	Device	Operating Temperature Range	Package	Shipping [†]
	MC34074PG		PDIP-14 (Pb-Free)	
	MC34074APG		PDIP-14 (Pb-Free)	25 Units / Rail
	MC34074DG		SOIC-14 (Pb-Free)	
	MC34074ADG	$T_{A} = 0^{\circ} \text{ to } +70^{\circ}\text{C}$	SOIC-14 (Pb-Free)	55 Units / Rail
	MC34074ADR2G MC34074DR2G	— F	SOIC-14 (Pb-Free)	
			SOIC-14 (Pb-Free)	2500 Units / Tape & Reel
	MC33074PG		PDIP-14 (Pb-Free)	
	MC33074APG		PDIP-14 (Pb-Free)	25 Units / Rail
	MC33074DG		SOIC-14 (Pb-Free)	
Quad	MC33074ADG		SOIC-14 (Pb-Free)	55 Units / Rail
	MC33074DR2G		SOIC-14 (Pb-Free)	
	MC33074ADR2G		SOIC-14 (Pb-Free)	2500 / Tape & Reel
	MC33074DTBG	$T_A = -40^\circ \text{ to } +85^\circ \text{C}$	TSSOP-14 (Pb-Free)	96 Units / Rail
	MC33074DTBR2G		TSSOP-14 (Pb-Free)	2500 / Tape & Reel
	MC33074ADTBG		TSSOP-14 (Pb-Free)	96 Units / Rail
	MC33074ADTBR2G		TSSOP-14 (Pb-Free)	2500 / Tape & Reel
	NCV33074DR2G*	— F	SOIC-14 (Pb-Free)	2500 / Tape & Reel
	NCV33074ADR2G*		SOIC-14 (Pb-Free)	2500 / Tape & Reel
	MC34074VDG		SOIC-14 (Pb-Free)	55 Units / Rail
	MC34074VDR2G		SOIC-14 (Pb-Free)	2500 / Tape & Reel
	MC34074VPG	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	PDIP-14 (Pb-Free)	25 Units / Rail
	NCV33074ADTBR2G*		TSSOP-14 (Pb-Free)	2500 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV prefix for automotive and other applications requiring unique site and control change requirements; AEC-Q100 qualified and PPAP capable.

www.BDhtp://nsemi.comcom/ON/


MARKING DIAGRAMS

PDIP-8 **P SUFFIX CASE 626**



0

ht p://ensemi.com www.B 2 1.



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
- З. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE 4.
- NOT TO EXCEED 0.10 INCH. 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
- PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C. DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE
- 6. DIMENSION ES IS MEASONED AT THE LEAD THIS WITH THE LEADS UNCONSTRAINED.
 DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
 PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CONTECT.
- CORNERS).

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060) TYP	1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54	BSC
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
М		10°		10°

Α Η E1 C ς, l≪ c ≁ b2 NOTE 8 B END VIEW WITH LEADS CONSTRAINED **TOP VIEW** NOTE 5 A2 Δ NOTE 3 SEATING PLANE 1 A1 С ٨ D1→ eB е END VIEW 14X b NOTE 6 \oplus 0.010 \otimes C A \otimes B \otimes SIDE VIEW


- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2
- CONTROLLING DIMENSION: INCHES. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH 3.
- 4. OR PROTRUSIÓNS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0 10 INCH
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR 5. TO DATUM C
- DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE 6.
- LEADS UNCONSTRAINED. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY. 7.
- 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060) TYP	1.52 TYP	
С	0.008	0.014	0.20	0.36
D	0.735	0.775	18.67	19.69
D1	0.005		0.13	
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54 BSC	
eB		0.430		10.92
L	0.115	0.150	2.92	3.81
м		10°		10°

www.BDhtp://hsemi.comcom/O

PACKAGE DIMENSIONS

TSSOP-14




1. DIMENSIONING AND TOLERANCING PER

- DIMENSIONING AND FOLEPANOING FEA ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL

CONDITION. 5. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE <u>PETERMINED AT DATUM PLANE</u> -W -₩-


1	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
Μ	0 °	8 °	0 °	8 °
L	6.40	BSC	0.252	BSC



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

www.BDhtp://nsemil.com





7.0

0.275


0.6

0.024

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.050 BSC	
н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
к	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244



0.060

4.0

0.155


1.270

0.050

SCALE 6:1


 $\left(\frac{\text{mm}}{\text{inches}}\right)$

www.BDhtp://htemi.comcom/ON/



details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

www.BDhtp://hsemi.comcom/ON/



ON Semiconductor and **()** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products herein. SCILLC haves no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended to surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distibutors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized use, even if such claim alleges that SCIL

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

MC34071/D

www.BDTIC.com/ON/

Phone: 421 33 790 2910

Phone: 81-3-5817-1050

Japan Customer Focus Center