Silicon Controlled Rectifiers

Reverse Blocking Thyristors

Designed for overvoltage protection in crowbar circuits.

Features

- Glass-Passivated Junctions for Greater Parameter Stability and Reliability
- Center-Gate Geometry for Uniform Current Spreading Enabling High Discharge Current
- Small Rugged, Thermowatt Package Constructed for Low Thermal Resistance and Maximum Power Dissipation and Durability
- High Capacitor Discharge Current, 300 Amps
- Pb-Free Package is Available*

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) $(T_J = -40 \text{ to } +125^{\circ}\text{C}, \text{ Gate Open})$ MCR68–2	V _{DRM,} V _{RRM}	50	V
Peak Discharge Current (Note 2)	I _{TM}	300	Α
On-State RMS Current (180° Conduction Angles; T _C = 85°C)	I _{T(RMS)}	12	Α
Average On-State Current (180° Conduction Angles; T _C = 85°C)	I _{T(AV)}	8.0	Α
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, T _J = 125°C)	I _{TSM}	100	Α
Circuit Fusing Considerations (t = 8.3 ms)	l ² t	40	A ² s
Forward Peak Gate Current (t ≤ 1.0 μs, T _C = 85°C)	I _{GM}	2.0	Α
Forward Peak Gate Power (t ≤ 1.0 µs, T _C = 85°C)	P _{GM}	20	W
Forward Average Gate Power (t = 8.3 ms, T _C = 85°C)	P _{G(AV)}	0.5	W
Operating Junction Temperature Range	TJ	-40 to +125	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C
Mounting Torque	_	8.0	in. lb.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.
- 2. Ratings apply for t_w = 1 ms. See Figure 1 for I_{TM} capability for various duration of an exponentially decaying current waveform, t_w is defined as 5 time constants of an exponentially decaying current pulse.



ON Semiconductor®


http://onsemi.com


SCRs 12 AMPERES RMS 50 VOLTS



MARKING DIAGRAM







A = Assembly Location

Y = Year WW = Work Week

vvvv = vvork vveek G = Pb-Free Package

AKA = Diode Polarity

PIN ASSIGNMENT				
1	Cathode			
2	Anode			
3	Gate			
4	Anode			

ORDERING INFORMATION

Device	Package	Shipping
MCR68-2	TO-220AB	500 Units / Box
MCR68-2G	TO-220AB (Pb-Free)	500 Units / Box

Preferred devices are recommended choices for future use and best overall value

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	2.0	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	60	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	TL	260	°C


Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Peak Repetitive Forward or Reverse Blocking Current $(V_{AK} = Rated \ V_{DRM} \ or \ V_{RRM}, \ Gate \ Open)$ $T_J = 25^\circ$ $T_J = 12^\circ$		_ _	_ _	10 2.0	μA mA	
ON CHARACTERISTICS	<u>.</u>	•				
Peak Forward On-State Voltage (I _{TM} = 24 A) (Note 3) (I _{TM} = 300 A, t _w = 1 ms) (Note 4)	V _{TM}	- -	- 6.0	2.2	V	
Gate Trigger Current (Continuous dc) $(V_D = 12 \text{ V}, R_L = 100 \Omega)$	I _{GT}	2.0	7.0	30	mA	
Gate Trigger Voltage (Continuous dc) $(V_D = 12 \text{ V}, R_L = 100 \Omega)$	V _{GT}	_	0.65	1.5	V	
Gate Non–Trigger Voltage $(V_D = 12 \text{ Vdc}, R_L = 100 \Omega, T_J = 125^{\circ}\text{C})$	$V_{\sf GD}$	0.2	0.40	-	V	
Holding Current (V _D = 12 V, Initiating Current = 200 mA, Gate Open)	I _H	3.0	15	50	mA	
Latching Current $(V_D = 12 \text{ Vdc}, I_G = 150 \text{ mA})$	IL	-	-	60	mA	
Gate Controlled Turn-On Time (Note 5) $(V_D = Rated V_{DRM}, I_G = 150 \text{ mA})$ $(I_{TM} = 24 \text{ A Peak})$	t _{gt}	-	1.0	-	μS	
DYNAMIC CHARACTERISTICS						
Critical Rate-of-Rise of Off-State Voltage $(V_D = Rated\ V_{DRM},\ Gate\ Open,\ Exponential\ Waveform,\ T_J = 125^{\circ}C)$	dv/dt	10	-	-	V/μs	
Critical Rate-of-Rise of On-State Current $I_G = 150 \text{ mA}$ $T_J = 120 \text{ mA}$	di/dt 5°C	-	-	75	A/μs	


Pulse duration ≤ 300 μs, duty cycle ≤ 2%.
 Ratings apply for t_w = 1 ms. See Figure 1 for I_{TM} capability for various durations of an exponentially decaying current waveform. t_w is defined as 5 time constants of an exponentially decaying current pulse.

^{5.} The gate controlled turn-on time in a crowbar circuit will be influenced by the circuit inductance.

Voltage Current Characteristic of SCR

Symbol	Parameter
V_{DRM}	Peak Repetitive Off State Forward Voltage
I _{DRM}	Peak Forward Blocking Current
V_{RRM}	Peak Repetitive Off State Reverse Voltage
I _{RRM}	Peak Reverse Blocking Current
V_{TM}	Peak On State Voltage
IH	Holding Current






NORMALIZED PEAK CURRENT 1.0 0.8 0.6 0.4 0.2 25 75 100 125 50 T_C, CASE TEMPERATURE (°C)

Figure 1. Peak Capacitor Discharge Current

Figure 2. Peak Capacitor Discharge Current **Derating**






Figure 3. Current Derating

Figure 4. Maximum Power Dissipation

20





Figure 5. Thermal Response






Figure 6. Gate Trigger Current

Figure 7. Gate Trigger Voltage






Figure 8. Holding Current

PACKAGE DIMENSIONS

TO-220AB CASE 221A-07 **ISSUE AA**





- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.014	0.022	0.36	0.55
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

STYLE 3: PIN 1.

CATHODE

- ANODE GATE 2.
- 3 ANODE

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.