# 3.3V 1:4 Clock Fanout **Buffer**

### Description

The NB3N2304NZ is a low skew 1-to 4 clock fanout buffer, designed for high speed clock distribution such as in PCI-X applications. The NB3N2304NZ guarantees low output-to-output skew. Optimal design, layout and processing minimizes skew within a device and from device-to-device.

The Output Enable (OE) pin forces the outputs LOW when LOW.


### **Features**

- Input/Output Clock Frequency up to 140 MHz
- Low Skew Outputs (100 ps)
- Output Enable
- Operating Range:  $V_{DD} = 3.0 \text{ V}$  to 3.6 V
- Ideal for PCI-X and networking clocks
- Packaged in 8-pin TSSOP, 4.4 mm x 3 mm
- Industrial Temperature Range
- These are Pb-Free Devices\*



## **ON Semiconductor®**

http://onsemi.com





MARKING

DT SUFFIX CASE 948S



DFN8 **MN SUFFIX** CASE 506AA



www.BDTIC.co Ass Date Con-

= Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 2. Block Diagram




Figure 3. NB3N2304NZ Package Pinout (Top View)

### Table 1. PIN DESCRIPTION

Pin #	Pin Name	Туре	Description	
1	IN	LVCMOS/LVTTL Input	Clock Input	
2	OE	LVCMOS/LVTTL Input	Output Enable for the clock outputs. Outputs are enabled when forced HIGH. Output are forced to logic LOW when OE is forced LOW.	
3	Q1	LVCMOS/LVTTL Output	Clock Output 1	
4	GND	Power	Negative Supply Voltage; Connect to Ground, 0 V	
5	Q2	(LV)CMOS/(LV)TTL Input	Clock Output 2	
6	V <sub>DD</sub>	Power	Positive Supply Voltage (3.0 V to 3.6 V)	
7	Q3	(LV)CMOS/(LV)TTL Output	Clock Output 3	
8	Q4		Clock putput	
_	W	Tieri, I Exposed Pao	(D FN8 only) Therrial exposed profinations be connected to a sufficient that nal conduit. Flectri ally connected to the most ringetive surplin (BND) or leave unconnected, floating open.	

### Table 2. OE, OUTPUT ENABLE FUNCTION TABLE

Inp	uts	Outputs
IN OE		
L	L	L
Н	L	L
L	н	L
Н	Н	Н

### Table 3. ATTRIBUTES

Characteris	Value				
ESD Protection	Human Body Model Machine Model	> 2kV > 200 V			
Moisture Sensitivity, Indefinite Time C	Level 3 Level 1				
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-O @ 0.125 in			
Transistor Count 480 Devices					
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

1. For additional information, see Application Note AND8003/D.

### Table 4. MAXIMUM RATINGS

Symbol	Parameter		Condition 1	Condition 2	Rating	Unit
V <sub>DD</sub>	Positive Power Supply		GND = 0 V		V <sub>DD</sub> + 0.5V	V
VI	Input Voltage				$\begin{array}{l} \text{GND}-0.5 \leq \\ \text{V}_{I} \leq \text{V}_{DD}+0.5 \end{array}$	V
T <sub>A</sub>	Operating Temperature F	ange, Industrial			$\geq$ -40 to $\leq$ +85	°C
T <sub>stg</sub>	Storage Temperature Range				-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)		0 lfpm 500 lfpm 0 lfpm 500 lfpm	TSSOP-8 TSSOP-8 DFN-8 DFN-8	143 103 129 84	°C/W
T <sub>SOL</sub>	Wave Solder	Pb-Free	(Note 2)		265	°C
θ <sub>JC</sub> Stresses e	Thermal Resistance (Jun xceed ing the inum Pating ndec Opera ng Condoons	gs may da nage the devi	(Note 2) ce. Iaxi rum Ratings		3t tr 10 Functional coetation a	

device reliability.

2. JEDEC standard multilayer board - 2S2P (2 signal, 2 power)

Symbol	Characteristic		Min	Тур	Max	Unit
I <sub>DD</sub>	Power Supply Current @ 66.66 MHz, Unloaded Outputs			12	25	mA
V <sub>OH</sub>	Output HIGH Voltage	– IOH = –24 mA –IOH = –12 mA	2.0 2.4			V
V <sub>OL</sub>	Output LOW Voltage	-IOL = 24 mA -IOL = 12 mA			0.8 0.55	V
VIH	Input HIGH Voltage, IN and OE (Note 3)		2.0			V
V <sub>IL</sub>	Input LOW Voltage, IN and OE (Note 3)				0.8	V
I <sub>IH</sub>	Input HIGH Current, V <sub>IN</sub> = V <sub>DD</sub>		-50		50	μΑ
IIL	Input LOW Current, V <sub>IN</sub> = 0 V		-100		100	μΑ
CIN	Input Capacitance, IN, OE			5	7	pF

#### Table 5. DC CHARACTERISTICS $V_{DD}$ = 3.0 V to 3.6 V, GND = 0 V, T<sub>A</sub> = -40°C to +85°C

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.


3. IN input has a threshold voltage of  $V_{DD}/2$ .

Symbol	Characteristic		Тур	Max	Unit
f <sub>in</sub>	Input Clock Frequency			140	MHz
t <sub>DCskew</sub>	Duty Cycle Skew = t2 ÷ t1 (Figure 4) Measured at 1.5 V		50	60	%
tr/tf	Output Rise and Fall Times; 0.8 V to 2.0 V		0.9	1.5	ns
t <sub>pd</sub>	Propagation Delay, IN-to-Qn (Note 5)		3.5	5	ns
t <sub>skew</sub>	Out.ut-to-Dutput-Skew; (Note 🕰	n		1.0	ps
t <sub>pu</sub>	Po ve up Vin a fo V JD to Real b M hit aug. Specified Valtag	00		50	ms

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. All outputs loaded equally with  $C_L$  = 25 pF to GND. Duty cycle out = duty in. A 0.01  $\mu$ F decoupling capacitor should be connected between V<sub>DD</sub> and GND.

5. Measured on rising edges at V<sub>DD</sub>  $\div$  2; all outputs with equal loading.



### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB3N2304NZDTG	TSSOP-8 (Pb-Free)	100 Units / Rail
NB3N2304NZDTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel
NB3N2304NZMNR4G*	DFN8 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*Contact a sales representative.

### PACKAGE DIMENSIONS

TSSOP-8 CASE 948S-01 **ISSUE C** 

INCHES

MIN MAX

0.177

0.043

0.006

8

0.114 0.122


0.026 BSC

0.004 0.008

0.252 BSC


0

0.002



#### PACKAGE DIMENSIONS

DFN8



ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All or operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative