# 3.3V Differential In 1:21 Differential Fanout Clock Driver with HCSL level Output

### Description

The NB4N121K is a Clock differential input fanout distribution 1 to 21 HCSL level differential outputs, optimized for ultra low propagation delay variation. The NB4N121K is designed with HCSL clock distribution for FBDIMM applications in mind.

Inputs can accept differential LVPECL, CML, or LVDS levels. Single–ended LVPECL, CML, LVCMOS or LVTTL levels are accepted with the proper  $V_{REFAC}$  supply (see Figures 5, 10, 11, 12, and 13). Clock input pins incorporate an internal 50  $\Omega$  on die termination resistors.

Output drive current at  $I_{REF}$  (Pin 1) for 1X load is selected by connecting to GND. To drive a 2X load, connect  $I_{REF}$  to  $V_{CC}$ . See Figure 9.

The NB4N121K specifically guarantees low output—to—output skews. Optimal design, layout, and processing minimize skew within a device and from device to device. System designers can take advantage of the NB4N121K's performance to dismoute low skew clocks across the backglanger the most obeard.


### **Features**

- Typical Input Clock Frequency 100, 133, 166, 200, 266, 333 and 400 MHz
- 340 ps Typical Rise and Fall Times
- 800 ps Typical Propagation Delay
- Δtpd 100 ps Maximum Propagation Delay Variation Per Each Differential Pair
- <1 ps RMS Additive Clock jitter
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V with  $V_{EE} = 0 \text{ V}$
- Differential HCSL Output Level (700 mV Peak-to-Peak)
- Pb-Free Packages are Available\*




# ON Semiconductor®

http://onsemi.com



QFN-52 MN SUFFIX CASE 485M

### MARKING DIAGRAM\*



\*For additional marking information, refer to Application Note AND8002/D.





Figure 1. Pin Configuration (Top View)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



**Table 1. PIN DESCRIPTION** 

Pin	Name	I/O	Description
1	I <sub>REF</sub>	Output	Output current programming pin to select load drive. For 1X configuration, connect $I_{REF}$ to GND, or for 2X configuration, connect $I_{REF}$ to $V_{CC}$ (See Figure 9).
2	GND	-	Supply Ground. GND pin must be externally connected to power supply to guarantee proper operation.
3, 6	VTCLK, VTCLK	-	Internal 50 $\Omega$ Termination Resistor connection Pins. In the differential configuration when the input termination pins are connected to the common termination voltage, and if no signal is applied then the device may be susceptible to self–oscillation.
4	CLK	LVPECL Input	CLOCK Input (TRUE)
5	CLK	LVPECL Input	CLOCK Input (INVERT)
7, 26, 39, 52	V <sub>CC</sub>	-	Positive Supply pins. V <sub>CC</sub> pins must be externally connected to a power supply to guarantee proper operation.
8, 10, 12, 14, 16, 18, 20, 22, 24, 27, 29, 31, 33, 35, 37, 40, 42, 44, 46, 48, 50	Q[20-0]	HCSL Output	Output (INVERT)
9, 11, 13, 15, 17, 19, 21, 23, 25, 28, 30, 32, 34, 36, 38, 41, 43, 45, 47, 49, 51	Q[20-0]	HCSL Output	Output (TRUE)
Exposed Pad	EP	GND	Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a sufficient heat-sinking conduit for proper thermal operation. (Note 1)

<sup>1.</sup> The exposed pad must be connected to the circuit board ground.

**Table 2. ATTRIBUTES** 

Characteristic	Value	
Input Default State Resistors	None	
ESD Protection	>2 kV 400 V	
Moisture Sensitivity (Note 2)	QFN-52	Level 1
Flammability Rating Oxygen Index: 28	UL 94 V-0 @ 0.125 in	
Transistor Count	622	
Meets or exceeds JEDEC Spec EIA/J		

<sup>2.</sup> For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS (Note 3)

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		6	V
VI	Positive Input	GND = 0 V		$GND - 0.3 \le V_I \le V_{CC}$	V
V <sub>INPP</sub>	Differential Input Voltage  CLK - CLKb			1.2	V
l <sub>OUT</sub>	Output Current	Continuous Surge	50 100		mA mA
T <sub>A</sub>	Operating Temperature Range	QFN-52		-40 to +70	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-52 QFN-52	25 19.6	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction to- Ca e)	2S7. Note 4)	QFN-52	/ <b>C</b> 111	°C/W
T <sub>sol</sub>	Way A Sc dat			26)	°C

Stresses exceeding Max.muln Latings may samely the device. Maximum Ratings and trest attings only Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard 51–6, multilayer board – 2S2P (2 signal, 2 power).

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS ( $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  Note 5)

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>GND</sub>	GND Supply Current (All Outputs Loaded)	70	98	120	mA
I <sub>CC</sub>	Power Supply Current (All Outputs Loaded) 1X 2X		420 780		mA
I <sub>IH</sub>	Input HIGH Current CLKx, CLKx		2.0	150	μΑ
I <sub>IL</sub>	Input LOW Current CLKx, CLKx	-150	-2.0		μΑ
DIFFERE	NTIAL INPUT DRIVEN SINGLE-ENDED (Figures 5 and 7)				
$V_{th}$	Input Threshold Reference Voltage Range (Note 6)	1050		V <sub>CC</sub> – 150	mV
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	V <sub>th</sub> + 150		V <sub>CC</sub>	mV
$V_{IL}$	Single-Ended Input LOW Voltage	GND		V <sub>th</sub> - 150	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 6 and 8)				
$V_{IHD}$	Differential Input HIGH Voltage	1200		V <sub>CC</sub>	mV
$V_{\text{ILD}}$	Differential Input LOW Voltage	GND		V <sub>CC</sub> – 75	mV
$V_{\text{ID}}$	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	75		2400	mV
$V_{CMR}$	Input Common Mode Range	1163		V <sub>CC</sub> – 75	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually unde conditions and not valid simultaneously.

600

-150

740

0

900

150

mV

mV

HCSL OUTPUTS (Figure 4)

Output HIGH Voltage

Output LOW Voltage

 $V_{OH}$ 

 $V_{OL}$ 

<sup>5.</sup> Input para ne'err yary 1.1 with V<sub>CC</sub>. Mer sure ments aker with output, in either 1X (all a tout in 25 Ω to GN II) configuration, see Figure 9. For 1X configuration connect <sub>IREF</sub> to G ID, or or 2
6. V<sub>th</sub> is applied 1 of the complementary input where constraint g in single ended mode.  $\Omega$  to GND) or 'all outputs loaded to V<sub>CC</sub>.

Table 5. AC CHARACTERISTICS  $V_{CC} = 3.0 \text{ V}$  to 3.6 V, GND = 0 V;  $-40^{\circ}$ C to  $+70^{\circ}$ C (Note 7)

Symbol	Characteristic			Тур	Max	Unit
V <sub>OUTPP</sub>	f <sub>in</sub> = 1	33 MHz 66 MHz 00 MHz		725 725 725	900 900 900	mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to (See Figure 3) CLK/CLK to	Qx/Qx	550	800	950	ps
$\Delta t_{PLH}$ , $\Delta t_{PHL}$	Propagation Delay Variations Variation Per Each Diff Pair CLK/ $\overline{\text{CLK}}$ to Qx/ $\overline{\text{Qx}}$ (See Figure 3)	Note 8)			100	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 9) Within-Device Skew, 1X Mode Only (Note 10) Within-Device Skew, 2X Mode (Note 10) Device-to-Device Skew (Note 10)				20 50 80 150	ps ps ps ps
<sup>t</sup> JITTER	f <sub>in</sub> = 1	33 MHz 66 MHz 00 MHz			1	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration)		150		1200	mV
V <sub>cross</sub>	Absolute Crossing Magnitude Voltage		250		550	mV
$\Delta V_{cross}$	Variation in Magnitude of V <sub>cross</sub>				150	mV
t <sub>r</sub> , t <sub>f</sub>	Absolute Magnitude in Output Risetime and Falltime (From 175 mV to 525 mV)	Qx, Qx	175	340	700	ps
$\Delta t_{r,}  \Delta t_{f}$	Variation in Magnitude of Risetime and Falltime (Single-Ended) (See Figure 4)	Qx, Qx 1X 2X			125 150	ps

NOTE: Device will meet the specifications after the rmal equilibrium has been established when mounted in a test lock to printed circuit board with maintained that isverse a mong greater than 500 pm. Electrical parameters are guaran eed only over the declared operating simple of studies. Functions of the declared vice exceeding the seconditions and not valid simultaneously.

7. Measured by forcing Vives (ANN) forces 500 of the early simultaneously.

- 7. Measured by forcing  $V_{INPP}$  (MIN) from a 50% duty cycle clock source. Measurements taken with outputs in either 1X (all outputs loaded 50  $\Omega$  to GND) or 2X (all outputs loaded 25  $\Omega$  to GND) configuration, see Figure 9. For 1X configuration, connect  $I_{REF}$  to GND, or for 2X configuration, connect  $I_{REF}$  to  $V_{CC}$ . Typical gain is 20 dB.
- 8. Measured from the input pair crosspoint to each single output pair crosspoint across temp and voltage ranges.
- 9. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+.
- 10. Skew is measured between outputs under identical transition @ 133 MHz.
- 11. Additive RMS jitter with 50% duty cycle clock signal using phase noise integrated from 12 KHz to 33 MHz




Figure 3. AC Reference Measurement




Figure 4. HCSL Output Parameter Characteristics




Figure 5. Differential Input Driven Single-Ended ( $V_{th} = V_{REFAC}$ )




Figure 6. Differential Inputs Driven Differentially




Figure 7. V<sub>th</sub> Diagram




Figure 8. V<sub>CMR</sub> Diagram





Figure 9. Typical Termination Configuration for Output Driver and Device Evaluation C<sub>Lx</sub> for Test Only (Representing Receiver Input Loading); Not Added to Application





\*RTIN, Internal Input Termination Resistor

Figure 10. LVPECL Interface

\*RTIN, Internal Input Termination Resistor

Figure 11. LVDS Interface





\*RTIN, Internal Input Termination Resistor

\*RTIN, Internal Input Termination Resistor

Figure 12. Standard 50  $\Omega$  Load CML Interface

Figure 13. LVCMOS/LVTTL Interface




Figure 14. HCSL Output Structure


### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>		
NB4N121KMN	QFN-52	260 Units / Tray		
NB4N121KMNG	QFN-52 (Pb-Free)			
NB4N121KMNR2	QFN-52	2000 / Tape & Reel		
NB4N121KMNR2G	QFN-52 (Pb-Free)	2000 / Tape & Reel		


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

www.BDTIC.com/ON

### PACKAGE DIMENSIONS








#### NOTES:

- DIMENSIONING AND TOLERANCING
  PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL
- 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1	0.00	0.05	
A2	0.60	0.80	
A3	0.20	REF	
b	0.18 0.3		
D	8.00	BSC	
D2	6.50	6.80	
Е	8.00	BSC	
E2	6.50	6.80	
е	0.50 BSC		
K	0.20		
L	0.30	0.50	



0.05 C

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative