## Features

- Low Frequency - 2.5 GHz Operation
- Low Insertion Loss:
0.4 dB at 1 GHz
- High Isolation: 29 dB at 1 GHz
- $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 2.85 V , Down to 1.8V for low power applications
- Compatible With Low Voltage Logic ( $\mathrm{V}_{\text {HIGH }} \operatorname{Min}=1.3 \mathrm{~V}$ )
- High Linearity:

IMD <-115dBm

- Excellent Harmonic Performance: -80dBc at 1 GHz
- GaAs pHEMT Process


## Applications

- Cellular Handset Applications
- Multi-Mode GSM, WCDMA Applications
- GSM/GPRS/EDGE Switch Applications
- Cellular Infrastructure Applications


Functional Block Diagram

## Product Description

The RF1450 is a single-pole four-throw (SP4T) switch designed for general purpose switching applications which require very low insertion loss and high power handling capability. Excellent linearity performance achieved by the RF1450 makes it ideal for multimode GSM/EDGE/WCDMA applications. The RF1450 is ideally suited for battery operated applications requiring high performance switching with very low DC power consumption. Additionally, RF1450 includes integrated decoding logic, allowing just two control lines needed for switch control. The RF1450 is packaged in a very compact $3 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.9 \mathrm{~mm}, 16$-pin, leadless QFN package.

## Ordering Information

| RF1450 | Broadband High Power SP4T Switch |
| :--- | :--- |
| RF1450PCBA-410 | Fully Assembled Evaluation Board |

Optimum Technology Matching ${ }^{\circledR}$ Applied

| $\square$ GaAs HBT | $\square$ SiGe BiCMOS | $\square$ GaAs pHEMT | $\square$ GaN HEMT |
| :--- | :--- | :--- | :--- |
| $\square$ GaAs MESFET | $\square$ Si BiCMOS | $\square$ Si CMOS | $\square$ BiFET HBT |
| $\square$ InGaP HBT | $\square$ SiGe HBT | $\square$ Si BJT | $\square$ LDMOS |

## Absolute Maximum Ratings

| Parameter | Rating | Unit |
| :--- | :---: | :---: |
| $\mathrm{V}_{\text {BATT }}$ | 6.0 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | 3.0 | V |
| Maximum Input Power <br> $(2.5 \mathrm{~V}$ Control $)$ | $38 \mathrm{dBm}, 0.88 \mathrm{GHz}, \mathrm{T}=25^{\circ} \mathrm{C}$ <br> $35 \mathrm{dBm}, 1.88 \mathrm{GHz}, \mathrm{T}=25^{\circ} \mathrm{C}$ | dBm |
| Operating Temperature | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -35 to +100 | ${ }^{\circ} \mathrm{C}$ |



Caution! ESD sensitive device.
Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied

RoHS status based on EUDirective 2002/95/EC (at time of this document revision).
The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use No icense is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

| Parameter | Specification |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| Electrical Characteristics |  |  |  |  | Active Mode: $\mathrm{V}_{\text {HIGH }} \geq 1.3 \mathrm{~V}, \mathrm{~V}_{\text {LOW }} \leq 0.3 \mathrm{~V}$; <br> Temp $=25^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$ to 2.85 V <br> $\mathrm{P}_{\mathrm{IN}}=34.5 \mathrm{dBmat} 0.9 \mathrm{GHzor} 31.5 \mathrm{dBmat}$ <br> 1.8 GHz ; All RF ports terminated to $\mathrm{Z}_{\mathrm{O}}=50 \Omega$. |
| Insertion Loss |  | 0.40 | 0.50 | dB | 0.5 GHz to 1.0 GHz |
| RF1-ANT, RF2-ANT, RF3-ANT, RF4-ANT |  | 0.45 | 0.60 | dB | 1.0 GHz to 2.0 GHz |
|  |  | 0.50 | 0.60 | dB | 2.1 GHz |
|  |  | 0.60 | 0.80 | dB | 2.5 GHz |
| Isolation | 27 | 29 |  | dB | 0.5 GHz to 1.0 GHz |
| RF1-ANT, RF2-ANT, RF3-ANT, RF4-ANT | 22 | 24 |  | dB | 1.0 GHz to 2.0 GHz |
|  | 21 | 23 |  | dB | 2.1 GHz |
|  | 19 | 21 |  | dB | 2.5 GHz |
| RF Port Return Loss | 15 |  |  | dB | 0.5 GHz to 2.2 GHz , All RF ports in Insertion Loss state. |
| Operating Characteristics |  |  |  |  |  |
| Input Power at 0.1dB Compression Point | 37 |  |  | dBm | $\mathrm{f}=0.9 \mathrm{GHz}$ |
|  | 34 |  |  | dBm | $\mathrm{f}=1.8 \mathrm{GHz}$ |
| Second Harmonic ( $2 \mathrm{f}_{0}$ ) |  | -80 | -75 | dBc | $\mathrm{f}=0.9 \mathrm{GHz}, \mathrm{P}_{\text {IN }}=34.5 \mathrm{dBm}$ |
|  |  | -85 | -75 | dBc | $f=1.8 \mathrm{GHz}, \mathrm{P}_{\text {IN }}=31.5 \mathrm{dBm}$ |
| Third Harmonic ( $3 \mathrm{f}_{0}$ ) |  | -80 | -75 | dBc | $\mathrm{f}=0.9 \mathrm{GHz}, \mathrm{P}_{\text {IN }}=34.5 \mathrm{dBm}$ |
|  |  | -80 | -75 | dBc | $\mathrm{f}=1.8 \mathrm{GHz}, \mathrm{P}_{\text {IN }}=31.5 \mathrm{dBm}$ |
| Second Harmonic ( $2 \mathrm{f}_{0}$ ) |  | -80 | -75 | dBc | $\mathrm{f}=0.12 \mathrm{GHz}, \mathrm{P}_{\mathrm{IN}}=+10 \mathrm{dBm}$, RF 1-4:10nF DC Block |
|  |  | -90 | -80 | dBc | $\mathrm{f}=0.4 \mathrm{GHz}, \mathrm{P}_{\mathrm{IN}}=+10 \mathrm{dBm}$, RF 1-4: 10 nF DC Block |
| Third Harmonic ( $3 \mathrm{f}_{0}$ ) |  | -90 | -80 | dBc | $\mathrm{f}=0.12 \mathrm{GHz}, \mathrm{P}_{\mathrm{IN}}=+10 \mathrm{dBm}$, RF 1-4: 10 nF DC Block |
|  |  | -90 | -80 | dBc | $\mathrm{f}=0.4 \mathrm{GHz}, \mathrm{P}_{\mathrm{IN}}=+10 \mathrm{dBm}$, RF 1-4: 10 nF DC Block |
| IMD |  | -115 |  | dBm | Fundamental Frequency PowerLevel $=+20 \mathrm{dBm}$ at 1950 MHz <br> BlockerPowerLevel=-15dBmat 1760 MHz |
| Power Handling into Mismatched Condition |  | 34.5 |  | dBm | VSWR $>20 ; \mathrm{f}=0.9 \mathrm{GHz}$ |
|  |  | 31.0 |  | dBm | VSWR $>20 ; \mathrm{f}=1.8 \mathrm{GHz}$ |
| Switching Speed |  |  | 5 | $\mu \mathrm{s}$ |  |


| Parameter | Specification |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| Operating Characteristics, cont. |  |  |  |  |  |
| Start-Up Time |  |  | 100 | $\mu \mathrm{s}$ | Maximum set up time for the switch to reach fully compliant operation |
| IIP2 |  |  |  |  |  |
| RF1-ANT, RF2-ANT, RF3-ANT, RF4-ANT (Cell) | 110 | 121 |  | dBm | Tone 1: 824 MHz at 26 dBm , Tone 2: 1693 MHz at -20 dBm , Receive Freq: 869 MHz |
| RF1-ANT, RF2-ANT, RF3-ANT, RF4-ANT (AWS) | 110 | 114 |  | dBm | Tone 1: 1710 MHz at 26 dBm , Tone 2: 3820 MHz at -20 dBm , Receive Freq: 2110 MHz |
| RF1-ANT, RF2-ANT, RF3-ANT, RF4-ANT (PCS) | 110 | 119 |  | dBm | Tone 1: 1850 MHz at 26 dBm , Tone 2: 3780 MHz at -20 dBm , Receive Freq: 1930 MHz |
| Triple Beat Ration (TBR) |  |  |  |  |  |
| RF1-ANT, RF2-ANT, RF3-ANT, RF4-ANT (Cell) | 81 | 88 |  | dBc | $\begin{aligned} & \text { VSWR }=2: 1 ; \text { Temp }=15^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 60^{\circ} \mathrm{C} \text {; Jam- } \\ & \text { mer Freq }=881.5 \mathrm{MHz} \end{aligned}$ |
| RF1-ANT, RF2-ANT, RF3-ANT, RF4-ANT (PCS) | 81 | 88 |  | dBc | $\begin{aligned} & \text { VSWR }=2: 1 \text {; Temp }=15^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 60^{\circ} \mathrm{C} \text {; Jam- } \\ & \text { mer Freq }=1960 \mathrm{MHz} \end{aligned}$ |
| $\begin{aligned} & \mathrm{VDD}=1.8 \mathrm{~V}<2.4 \mathrm{~V}, \\ & \text { Temp }=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| Second Harmonic $2 \mathrm{f}_{0}$ |  | -80 |  | dBc | $\mathrm{f}=0.9 \mathrm{GHz}, \mathrm{P}_{\mathrm{IN}}=34.5 \mathrm{dBm}$ |
|  |  | -80 |  | dBc | $\mathrm{f}=1.8 \mathrm{GHz}, \mathrm{P}_{\text {IN }}=31.5 \mathrm{dBm}$ |
| Third Harmonic $3 \mathrm{f}_{0}$ |  | -75 |  | dBc | $\mathrm{f}=0.9 \mathrm{GHz}, \mathrm{P}_{\mathrm{IN}}=34.5 \mathrm{dBm}$ |
|  |  | -75 |  | dBc | $f=1.8 \mathrm{GHz}, \mathrm{P}_{\mathrm{IN}}=31.5 \mathrm{dBm}$ |
| IMD |  | -105 |  | dBm | Fundamental Frequency Power <br> Level $=+20 \mathrm{dBm}$ at 1950 MHz <br> Blocker Power Level $=-15 \mathrm{dBm}$ at 1760 MHz |
| Supply and Control Signal Characteristics |  |  |  |  |  |
| Supply Voltage (V $\mathrm{V}_{\text {BATT }}$ ) | 2.4 |  | 4.4* | V | $\mathrm{V}_{\mathrm{BAT}(\text { min })}-\mathrm{V}_{\mathrm{DD}(\text { max })}>-0.2 \mathrm{~V}$ |
| Supply Current ( $\mathrm{V}_{\text {BATT }}$ ) |  |  |  |  |  |
| Standby Mode |  |  | 0.1 | $\mu \mathrm{A}$ |  |
| Active Mode |  | 0.55 | 1.50 | $\mu \mathrm{A}$ |  |
| Switched Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ | 1.80 | 2.50 | 2.85 | V | With reduced specifications below $2.4 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$, see electrical parameters table. |
| V LOW |  | 0 | 0.4 | V |  |
| Switched Supply Current ( $\mathrm{V}_{\mathrm{DD}}$ ) |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{HIGH}}$ |  | 160 | 250 | $\mu \mathrm{A}$ |  |
| ILOW |  | 0 |  | mA |  |
| Control Voltage (CTRL1, CTRL2) |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ | 1.3 |  | 2.7 | V |  |
| V LOW |  | 0 | 0.3 | V | Noise on control lines cannot exceed 0.3V. |
| Control Current (CTRL1, CTRL2) |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{HIGH}}$ |  | 0.5 |  | $\mu \mathrm{A}$ |  |
| ILOW |  | 0.5 |  | $\mu \mathrm{A}$ |  |

[^0]| Pin | Function | Description |
| :---: | :---: | :--- |
| $\mathbf{1}$ | GND | Ground. |
| 2 | VDD | Supply. The voltage at this node will be switched and it is important that the switch is operating within the spec- <br> ified start up time. This signal might be used as a mode control. |
| 3 | CTRL2 | Control signal 2. |
| 4 | CTRL1 | Control signal 1. |
| 5 | GND | Ground. |
| 6 | RF4 | RF output 4. |
| 7 | GND | Ground. |
| 8 | RF3 | RF output 3. |
| 9 | GND | Ground. |
| 10 | GND | Ground. |
| 11 | ANT | RF input (connected to antenna). |
| 12 | GND | Ground. |
| 13 | RF1 | RF output 1. |
| 14 | GND | Ground. |
| 15 | RF2 | RF output 2. |
| 16 | VBAT | Constant supply. |
| Pkg | GND | Ground. |
| Base |  |  |



## General Information

## Control Logic

The switch is operable in four states (see Truth table, below). The switch is designed for two modes: Active and Stand-by. These modes are controlled by the $\mathrm{V}_{\mathrm{DD}}$ signal. When VDD is high, the switch is active. The start-up time is defined as the switch activated is critical.

Truth Table for Switch States

| State | CTRL1 | CTRL2 | RF Path |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{~V}_{\text {LOW }}$ | $\mathrm{V}_{\text {LOW }}$ | ANT-RF1 |
| 2 | $\mathrm{~V}_{\text {LOW }}$ | $\mathrm{V}_{\text {HIGH }}$ | ANT-RF2 |
| 3 | $\mathrm{~V}_{\text {HIGH }}$ | $\mathrm{V}_{\text {LOW }}$ | ANT-RF3 |
| 4 | $\mathrm{~V}_{\text {HIGH }}$ | $\mathrm{V}_{\text {HIGH }}$ | ANT-RF4 |

## Turn On Sequence

|  | VBATT | VDD | CTRL1 | CTRL2 | RF Power |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ON | OFF | OFF | OFF | OFF |
| 2 | $X$ | ON | OFF | OFF | OFF |
| 3 | X | X | ON | ON | OFF |
| 4 | X | X | X | X | ON |

Turn Off Sequence

|  | VBATT | VDD | CTRL1 | CTRL2 | RF Power |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ON | ON | ON | ON | OFF |
| 2 | ON | ON | OFF | OFF | $X$ |
| 3 | ON | OFF | X | X | X |
| 4 | OFF | X | X | X | X |

Note: 1: $\mathrm{V}_{\mathrm{BATT}}$ and $\mathrm{V}_{\mathrm{DD}}$ can be tied together. In the event $\mathrm{V}_{\mathrm{BATT}}$ and $\mathrm{V}_{\mathrm{DD}}$ are supplied from different sources, $\mathrm{V}_{\mathrm{BATT}}$ must be applied before applying $\mathrm{V}_{\mathrm{DD}}$ during Turn-On. The part must be turned OFF in reverse order, $\mathrm{V}_{\mathrm{DD}}$ first then $\mathrm{V}_{\mathrm{BATt}}$. Not following these recommendations could damage the part. 2: If $\mathrm{V}_{\mathrm{BATT}}$ and $\mathrm{V}_{\mathrm{DD}}$ are tied together $\mathrm{V}_{\mathrm{BATT}(\mathrm{MAX})}=2.85 \mathrm{~V}$.

## Electrical Test Methods

The electrical parameters for the switch were measured on test PWB provided by the switch supplier. The test PWB includes means for decoupling RF signals from control signal port (shunt capacitor at control signal ports).

All measurements are done with calibration plane at switch pins. The effect of test board losses and phase delay has been removed from the results.

## Reflected Harmonics Measurement

The reflected harmonics should be measured with the output ports connected to open-circuit or short-circuit impedances. An outline of the measurement set-up is shown in Figure 1. The power in and reflected signal levels are calibrated to the DUT input (reference plane). Note that the power is calibrated in a $50 \Omega$ system. The assumption is made that the measurement system is designed so that the harmonic levels of external PA, etc., are far below the signals produced by the DUT.

The phase delay for RFOUT1 is altered between $0^{\circ}$ and $360^{\circ}$, so that all possible load phases are scanned. The VSWR at the connection shall be $20: 1$ at $0.9 \mathrm{GHz}, 15: 1$ at 1.8 GHz . The other outputs, shall be connected to open-circuit ( $\mathrm{P}_{\mathrm{IN}}$ left open) or signal ground; both options should be tested. After testing RFOUT1, the same test should be done for the other outputs.


Figure 1. Reflected Harmonics Measurement Set-up

## Application Schematic



## Application Diagram and Guidelines

The decoupling capacitors are optional and, if necessary, may be used for noise reduction. Decoupling capacitors on the control pins protect the control circuitry from possible RF leakage. If the switch were to be used in a SP3T configuration, any unused RF ports should be terminated using a capacitor to ground as there is DC on the lines. An ESD filter is needed to protect the switch from antenna ESD events. The filter is formed by LESD inductor and CESD capacitor. The switch has a supply input to feed the built-in logic decoding.
*LESD value will depend on the level of ESD protection and the loss acceptable in a given application.
**For ports RF1-RF4 and ANT: need 10 nF DC blocking capacitors instead of 100 pF (for applications in 100 MHz to 700 MHz range).

## Evaluation Board Layout

Board Size 2.0" x 2.0"
Board Thickness 0.0658", Board Material FR-4

## Component Layer



Topside RF Layer


Ground Plane Layer


## Typical Performance




## PCB Design Requirements

## PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is $3 \mu$ inch to $8 \mu$ inch gold over $180 \mu$ inch nickel.

## PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

## PCB Metal Land Pattern

$$
\begin{aligned}
& A=0.64 \times 0.28 \text { Typ. } \\
& B=0.28 \times 0.64 \text { Typ. } \\
& C=1.70 \text { Sq. }
\end{aligned}
$$



Figure 1. PCB Metal Land Pattern (Top View)

## PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2 mil to 3 mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.


Figure 2. PCB Solder Mask Pattern (Top View)

## Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.
Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203 mm to 0.330 mm finished hole size on a 0.5 mm to 1.2 mm grid pattern with 0.025 mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.


[^0]:    $*$ When $\mathrm{V}_{\mathrm{BAT}}$ and $\mathrm{V}_{\mathrm{DD}}$ are tied together $\mathrm{V}_{\mathrm{BAT}(\mathrm{MAX})}=2.85 \mathrm{~V}$.

