

3V W-CDMA BAND 5/8 LINEAR PA MODULE

Package Style: Module, 10-Pin, 3mmx3mmx1.0mm




Features

- HSDPA Compliant
- Low Voltage Positive Bias Supply (3.0V to 4.2V)
- +28.0dBm Linear Output Power (+26.5dBm HSDPA)
- High Efficiency Operation 42% at P_{OUT}=+28.0dBm (Without DC/DC Converter)
- Internal Voltage Regulator Eliminates the Need for External Reference Voltage (V_{RFF})
- Supports DC/DC Converter Operation
- Integrated Power Coupler
- Integrated Blocking and Collector Decoupling Capacitors

Applications

- WCDMA/HSDPA Wireless Handsets and Data Cards
- Dual-Mode UMTS Wireless Handsets



Functional Block Diagram

Product Description

The RF3705 is a high-power, high-efficiency, linear power amplifier designed for use as the final RF amplifier in 3V, 50Ω W-CDMA mobile cellular equipment and spread-spectrum systems. This PA is developed for UMTS Bands 5 and 8 which operate in the 824 MHz to 915 MHz frequency band. The RF3705 has an integrated directional coupler which eliminates the need for an external discrete coupler at the output. The RF3705 is fully HSDPA-compliant and is assembled in a 10-pin, 3mmx3mm module.

Ordering Information

RF3705 3V W-CDMA Band 5/8 Linear PA Module RF3705PCBA-410 Fully Assembled Evaluation Board

·	punium recimolog	sy matching App	illeu
☐ GaAs HBT	☐ SiGe BiCMOS	☐ GaAs pHEMT	☐ GaN HEMT
☐_GaAs MESFET	☐ Si BiCMOS	✓ Si CMOS	☐ RF MEMS
InCap Upt	CiCo UPT	Ci DIT	

RF3705



Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage in Standby Mode	5.5	٧
Supply Voltage in Idle Mode	5.5	٧
Supply Voltage in Operating Mode, 50Ω Load	5.5	V
Supply Voltage, V _{BAT}	5.5	V
Control Voltage, V _{EN}	5.5	V
RF - Input Power	+10	dBm
RF - Output Power	+30	dBm
Output Load VSWR (Ruggedness)	10:1	
Operating Ambient Temperature	-30 to +110	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification			Unit	Condition	
Faiailletei	Min.	Тур. Мах.		Unit	Condition	
Recommended Operating Conditions						
Operating Frequency Range	824		915	MHz		
V _{BAT}	+3.0	+3.2	+4.2	V		
V _{CC}	+0.5	+3.2 ¹	+4.2	V		
V _{EN}	0		0.5	V	PA disabled.	
	1.35	1.8	3.1	V	PA enabled.	
P _{OUT}						
Maximum Linear Output	28.0 ^{2,3}			dBm		
Ambient Temperature	-20	+25	+85	°C		

Notes:

¹Minimum V_{CC} for max P_{OUT} indicated. V_{CC} down to 0.5V may be used for backed-off power when using DC/DC converter to conserve battery current.

 $^{^2}$ For operation at V_{CC}=+3.0V, derate P_{OUT} by 0.6dB.

 $^{^{3}}P_{OUT}$ is specified for 3GPP (Voice) modulation. For HSDPA modulation, derate P_{OUT} by 1.5dB. HSDPA Configuration: $\beta c=12$, $\beta d=15$, $\beta hs=24$



Davianista	Specification			Unit	On addition	
Parameter	Min.	Тур.	Тур. Мах.		Condition	
Band 5 Electrical Specifications					$ \begin{array}{l} \text{T=+25^{\circ}\text{C},V_{\text{CC}}=V_{\text{BAT}}=+3.2\text{V},V_{\text{EN}}=+1.8\text{V},50\Omega} \\ \text{system, unless otherwise specified.} \end{array} $	
Gain	26	28	31	dB	P _{OUT} =28.0dBm	
Gain Linearity		±0.7		dB	0dBm≤P _{OUT} ≤28.0dBm	
ACLR - 5MHz Offset		-40	-36	dBc	P _{OUT} =28.0dBm	
ACLR - 10 MHz Offset		-55	-48	dBc	P _{OUT} =28.0dBm	
PAE Without DC/DC Converter	38	42		%	P _{OUT} =28.0dBm	
Current Drain		150		mA	P _{OUT} =16.0dBm	
Quiescent Current	70	95	150	mA	DC only	
Enable Current		0.1		mA	Source or sink current. V _{EN} =1.8V.	
Leakage Current		0.2	1.0	μΑ	DC only. V _{CC} =V _{BAT} =4.2V, V _{EN} =0.5V.	
Noise Power in Receive Band		-135		dBm/Hz	Measured at duplex offset frequency (FTX+45MHz). Rx: 869 MHz to 894MHz, P _{OUT} ≤28.0dBm	
Input Impedance		1.5:1		VSWR	No ext. matching, P _{OUT} ≤28dBm	
Harmonic, 2FO		-12	-7	dBm	P _{OUT} ≤28.0dBm	
Harmonic, 3FO		-20	-12	dBm	P _{OUT} ≤28.0dBm	
Spurious Output Level			-70	dBc	All spurious, P _{OUT} ≤ 28 dBm, all conditions, load VSWR ≤ 6:1, all phase angles.	
DC Enable Time			10	μS	DC only. Time from V_{EN} =high to stable idle current (90% of steady state value).	
RF Rise/Fall Time			6	μS	P _{OUT} ≤28.0dBm, all modes. 90% of target, DC settled prior to RF.	
Coupling Factor		-20.9		dB	P _{OUT} ≤28.0dBm	
Coupling Accuracy - Temp/Voltage		±0.2		dB	$\begin{array}{l} P_{OUT}{\le}28.0 dBm. \ \ -20\ ^{\circ}C{\le}T{\le}85\ ^{\circ}C, \ \ \ 3.0V{\le}V_{CC} \\ \&V_{BAT}{\le}4.2V, \ referenced \ to \ 25\ ^{\circ}C, \ \ \ 3.2V \ \ conditions. \end{array}$	
Coupling Accuracy - VSWR		±0.25		dB	P _{OUT} ≤28dBm, load VSWR=2.5:1, ±0.3dB accuracy corresponds to 22dB directivity.	

RF3705



Davamatav		Specification	າ	Hait	Condition
Parameter	Min.	Тур.	Max.	Unit	Condition
Band 8 Electrical Specifications					
Gain	26	28	31	dB	P _{OUT} =28.0dBm
Gain Linearity		±0.7		dB	0dBm≤P _{OUT} ≤28.0dBm
ACLR - 5MHz Offset		-40	-36	dBc	P _{OUT} =28.0dBm
ACLR - 10MHz Offset		-55	-48	dBc	P _{OUT} =28.0dBm
PAE Without DC/DC Converter	38	41		%	P _{OUT} =28.0dBm
Current Drain		150		mA	P _{OUT} =16.0dBm
Quiescent Current	70	95	150	mA	DC only
Enable Current		0.1		mA	Source or sink current. V _{EN} =1.8V.
Leakage Current		0.2	1.0	μА	DC only. V _{CC} =V _{BAT} =4.2V, V _{EN} =0.5V.
Noise Power in Receive Band		-135		dBm/Hz	Measured at duplex offset frequency (FTX+45MHz). Rx: 925MHz to 960MHz, P _{OUT} ≤28.0dBm
Input Impedance		1.5:1		VSWR	No ext. matching, P _{OUT} ≤28dBm
Harmonic, 2FO		-10	-7	dBm	P _{OUT} ≤28.0dBm
Harmonic, 3FO		-25	-12	dBm	P _{OUT} ≤28.0dBm
Spurious Output Level			-70	dBc	All spurious, P _{OUT} ≤ 28 dBm, all conditions, load VSWR ≤ 6:1, all phase angles.
DC Enable Time			10	μS	DC only. Time from V _{EN} =high to stable idle current (90% of steady state value).
RF Rise/Fall Time			6	μS	P _{OUT} ≤28.0dBm, all modes. 90% of target, DC settled prior to RF.
Coupling Factor		-20.3		dB	P _{OUT} ≤28.0dBm
Coupling Accuracy - Temp/Voltage		±0.2		dB	$\begin{array}{l} P_{OUT}{\le}28.0dBm. \cdot 20^{\circ}C{\le}T{\le}85^{\circ}C, \ 3.0V{\le}V_{CC}\\ \&V_{BAT}{\le}4.2V, \ referenced \ to \ 25^{\circ}C, \ 3.2V \ conditions. \end{array}$
Coupling Accuracy - VSWR		±0.25		dB	P _{OUT} ≤28dBm, load VSWR=2.5:1, ±0.3dB accuracy corresponds to 22dB directivity.




rfmd.com


Pin	Function	Description			
1	VBAT	Supply voltage for bias circuitry.			
2	RF IN	RF input internally matched to 50Ω and DC blocked. The RF input matching circuit has a shunt inductor to ground which would short any DC voltage placed on this pin.			
3	NC	No connection.			
4	NC	No connection.			
5	VEN	Digital control input for PA enable and disable (see Operating Modes truth table).			
6	CPL_OUT	Coupler output.			
7	GND	This pin must be grounded.			
8	CPL_IN	Coupler input used for cascading couplers in series. Terminate this pin with a 50Ω resistor if not connected to another coupler.			
9	RF OUT	RF output internally matched to 50Ω and DC blocked.			
10	VCC	Supply voltage for the first and second stage amplifiers which can be connected to battery supply or output of DC-DC converter.			
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple ground vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.			

Operating Mode Truth Table

V _{EN}	V _{BAT}	V _{CC}	Conditions/Comments
Low	3.0V to 4.2V	3.0V to 4.2V	Power down mode
High	3.0V to 4.2V	3.0V to 4.2V	PA Enable

Package Drawing





- Notes:

 1. Shaded area represents Pin 1 location


 2. Defining I/O Pad Center:

 To define center of the I/O pad oepning, draw a right triangle
 In one corner of the I/O pad

 Then take the center of the hypotenuse to determine center
 - of I/O pad



Preliminary Application Schematic



NOTES:

- 1. VCC and VBAT are connected together if DC-DC converter is not used.
- 3. 50 Ω resistor will be removed if pin 8 is connected to another coupler.



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3μ inch to 8μ inch gold over 180μ inch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land Pattern




Figure 1. PCB Metal Land Pattern (Top View)

RF3705



PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.

A= 0.49 mm Sq Typ B= 1.64 x 2.94 mm




Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203 mm to 0.330 mm finished hole size on a 0.5 mm to 1.2 mm grid pattern with 0.025 mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.