U*t*RAM

Document Title

4Mx16 bit Synchronous Burst Uni-Transistor Random Access Memory

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial Draft - Design target	March 11, 2004	Advance
0.1	Revised - Deleted Deep Power Down Mode support	April 19, 2004	Advance
0.2	Revised - Changed product code from K1B6416B7C into K1B6416B6C	May 10, 2004	Advance
0.3	 Revised Filled out Package type(54ball FBGA 6.0mm x 8.0mm) Changed Hi-Z parameters(tCHZ, tOHZ, tBHZ, tWZ) from Max.7ns into Max.12ns and changed tHZ from Max.10ns into Max.12ns Updated "Fig.17 TIMING WAVEFORM OF WRITE CYCLE(1)" in page 23 Added comment on standby current(ISB1) measure condition as "Standby mode is supposed to be set up after at least one active operation after power up. IsB1 is measured after 60ms from the time when standby mode is set up." Added comment on restriction of the transition between Asynchronous Write operation and Fully Synchronous bus operation(Page 10,11) Filled out IsB1 value, ISBP value and Icc2 value in Table 17(DC AND OPERATING CHARACTERISTICS) Added tCSHP(A)(CS high pulse width) parameter as Min.10ns in the ASYNCHRONOUS AC CHARACTERISTICS 	September 1, 2004	Preliminary
0.4	Revised - Changed IsB1(< 40°C) and IsBP(3/4 block, < 40°C) from 100 μ A into 120 μ A - Changed IsBP(1/2 block and 1/4 block, < 40°C) from 95 μ A into 115 μ A	October 12, 2004	Preliminary
1.0	Finalized	January 20, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



U*t*RAM

4M x 16 bit Synchronous Burst Uni-Transistor CMOS RAM

FEATURES

- Process Technology: CMOS
- Organization: 4M x16 bit
- Power Supply Voltage: 1.7~2.0V
- Three State Outputs
- Supports MRS (Mode Register Set)
- MRS control MRS Pin Control
- Supports Power Saving modes Partial Array Refresh mode
 Internal TCSR
- Supports Driver Strength Optimization for system environment power saving.
- Supports Asynchronous 4-Page Read and Asynchronous Write Operation
- Supports Synchronous Burst Read and Asynchronous Write Operation(Address Latch Type and Low ADV Type)
- Supports Synchronous Burst Read and Synchronous Burst Write Operation
- Synchronous Burst(Read/Write) Operation
- Supports 4 word / 8 word / 16 word and Full Page(256 word) burst
- Supports Linear Burst type & Interleave Burst type
- Latency support : Latency 5 @ 66MHz(tCD 10ns)
- Latency 4 @ 54MHz(tCD 10ns)
- Supports Burst Read Suspend in No Clock toggling
- Supports Burst Write Data Masking by /UB & /LB pin control
- Supports $\overline{\text{WAIT}}$ pin function for indicating data availability.
- Max. Burst Clock Frequency : 66MHz
- Package Type : 54 ball FBGA 6.0mm x 8.0mm

GENERAL DESCRIPTION

The world is moving into the mobile multi-media era and therefore the mobile handsets need much bigger memory capacity to handle the multi-media data.

SAMSUNG'S UTRAM products are designed to meet all the request from the various customers who want to cope with the fast growing mobile market.

UtRAM is the perfect solution for the mobile market with its low cost, high density and high performance feature.

K1B6416B6C is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell.

The device supports the traditional SRAM like asynchronous bus operation(asynchronous page read and asynchronous write), the NOR flash like synchronous bus operation(synchronous burst read and asynchronous write) and the fully synchronous bus operation(synchronous burst read and synchronous burst write).

These three bus operation modes are defined through the mode register setting.

The device also supports the special features for the standby power saving. Those are the Partial Array Refresh(PAR) mode and internal Temperature Compensated Self Refresh(TCSR) mode.

The optimization of output driver strength is possible through the mode register setting to adjust for the different data loadings.

Through this driver strength optimization, the device can minimize the noise generated on the data bus during read operation.

Product Family			Clash	A	Cı	Irrent Consum	otion
	Operating Temp.	Vcc Range	Clock Freq.(Max)	Speed(tAA)	Async. Speed(tAA) Standby(Max) Standby(Max) (IsB1, <40°C)		Operating (Icc2, Icc3, Max.)
K1B6416B6C-I	Industrial(-40~85°C)	1.7~2.0V	66MHz	70ns	120µA	180µA	40mA


Table 1. PRODUCT FAMILY

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



U*t*RAM

Fig.1 PIN DESCRIPTION



54-FBGA: Top View(Ball Down)

Table 2. PIN DESCRIPTION

Name	Function	Name	Function
CLK	Clock Input	I/O0~I/O15	Data Inputs/Outputs
ADV	Address Input Valid	Vcc/Vccq	Power Supply
MRS	Mode Register set	Vss/Vssq	Ground
CS	Chip Select	UB	Upper Byte(I/O8~15)
OE	Output Enable Input	LB	Lower Byte(I/Oo~7)
WE	Write Enable Input	WAIT	Data Availability
A0~A21	Address Inputs	NC	Not Connected



UtRAM

Page

CONTENTS

CONTENTS	
Revision History	
Features and General Description	
Power Up Sequence	
Functional Description	
Mode Register Setting Operation	
Mode Register Setting Timing	
Asynchronous Operation	
Asynchronous 4 Page Read Operation	
Asynchronous Write Operation	
Asynchronous Write Operation in Synchronous Mode	
Synchronous Burst Operation	
Synchronous Burst Read Operation	13
Synchronous Burst Write Operation	13
Synchronous Burst Operation Terminology	
Latency Count	14
Burst Length	
Burst Stop	
WAIT Control	
Burst Type	15
Low Power Features	
Internal TCSR	
Driver Strength Optimization	
Partial Array Refresh(PAR) Mode	

Absolute Maximum Ratings Recommended DC Operating Conditions DC and Operating Characteristics Asynchronous Timing Waveforms Synchronous AC Characteristics Synchronous Timing Waveforms Transition Timing Waveforms Package Dimension



U*t*RAM

LIST of TABLES

Table 1.	Product Family	2
Table 2.	Pin Description	3
Table 3.	Asynchronous 4 Page Read & Asynchronous Write Mode Truth Table	9
Table 4.	Synchronous Burst Read & Asynchronous Write Mode Truth Table	9
Table 5.	Synchronous Burst Read & Synchronous Burst Write Mode Truth Table	10
Table 6.	Mode Register Setting according to Field of Function	11
Table 7.	Mode Register Set	11
Table 8.	MRS AC Characteristics	12
Table 9.	Latency Count Support	14
Table 10.	Number of Clocks for 1st Data	14
Table 11.	Burst Sequence	16
	PAR Mode Characteristics	
	Product List	
Table 14.	Absolute Maximum Ratings	18
Table 15.	Recommended DC Operating Conditions	18
Table 16.	Capacitance	19
Table 17.	DC and Operating Characteristics	19
Table 18.	Asynchronous AC Characteristics	20
Table 19.	Asynchronous Read AC Characteristics	21
Table 20.	Asynchronous Page Read AC Characteristics	22
Table 21.	Asynchronous Write AC Characteristics(WE Controlled)	23
Table 22.	Asynchronous Write AC Characteristics (UB & LB Controlled)	24
Table 23.	Asynch. Write in Synch. Mode AC Characteristics(Address Latch Type, WE Controlled)	25
Table 24.	Asynch. Write in Synch. Mode AC Characteristics(Address Latch Type, UB & LB Controlled)	26
Table 25.	Asynch. Write in Synch. Mode AC Characteristics (Low ADV Type, WE Controlled)	27
Table 26.	Asynch. Write in Synch. Mode AC Characteristics(Low ADV Type, UB & LB Controlled)	28
Table 27.	Asynch. Write in Synch. Mode AC Characteristics(Low ADV Type Multiple Write, WE Controlled)	29
Table 28.	Synchronous AC Characteristics	30
Table 29.	Burst Operation AC Characteristics	31
Table 30.	Burst Read AC Characteristics(CS Toggling Consecutive Burst)	32
Table 31.	Burst Read AC Characteristics (CS Low Holding Consecutive Burst)	33
Table 32.	Burst Read AC Characteristics(Last Data Sustaining)	34
Table 33.	Burst Write AC Characteristics (CS Toggling Consecutive Burst)	35
Table 34.	Burst Write AC Characteristics(CS Low Holding Consecutive Burst)	36
Table 35.	Burst Read Stop AC Characteristics	37
Table 36.	Burst Write Stop AC Characteristics	38
Table 37.	Burst Read Suspend AC Characteristics	39
Table 38.	Burst Read to Asynch. Write(Address Latch Type) AC Characteristics	40
Table 39.	Burst Read to Asynch. Write(Low ADV Type) AC Characteristics	41
Table 40.	Asynch. Write(Address Latch Type) to Burst Read AC Characteristics	42
Table 41.	Asynch. Write (Low ADV Type) to Burst Read AC Characteristics	43
Table 42.	Burst Read to Burst Write AC Characteristics	44
Table 43.	Burst Write to Burst Read AC Characteristics	45



U*t*RAM

LIST of FIGURES


Figure 1.	Pin Description	3
Figure 2.	Functional Block Diagram	7
Figure 3.	Power Up Timing	8
	Standby Mode State Machine	
Figure 5.		12
Figure 6.	Asynchronous 4-Page Read	13
	Asynchronous Write	
Figure 8.	Synchronous Burst Read	13
Figure 9.	Synchronous Burst Write	13
Figure 10.	Latency Configuration(Read)	14
Figure 11.	WAIT Control and Read/Write Latency Control	15
Figure 13.	PAR Mode Execution and Exit	17
Figure 14.	AC Output Load Circuit(Asynchronous)	20
Figure 15.	Timing Waveform of Asynchronous Read Cycle	21
Figure 16.	Timing Waveform of Page Read Cycle	22
Figure 17.	Timing Waveform of Write Cycle(Asynchronous, WE Controlled)	23
	Timing Waveform of Write Cycle(Asynchronous, UB & LB Controlled)	
	Timing Waveform of Write Cycle(Asynchronous, Address Latch Type, WE Controlled)	
Figure 20.	Timing Waveform of Write Cycle(Asynchronous, Address Latch Type, UB & LB Controlled)	26
Figure 21.	Timing Waveform of Write Cycle(Asynchronous, Low ADV Type, WE Controlled)	27
Figure 22.	Timing Waveform of Write Cycle(Asynchronous, Low ADV Type, UB & LB Controlled)	28
	Timing Waveform of Multiple Write Cycle(Asynchronous, Low ADV Type, WE Controlled.)	
Figure 24.	AC Output Load Circuit(Synchronous)	30
Figure 25.	Timing Waveform of Basic Burst Operation	31
Figure 26.	Timing Waveform of Burst Read Cycle(CS Toggling Consecutive Burst Read)	32
Figure 27.	Timing Waveform of Burst Read Cycle(CS Low Holding Consecutive Burst Read)	33
Figure 28.	Timing Waveform of Burst Read Cycle(Last Data Sustaining)	34
Figure 29.	Timing Waveform of Burst Write Cycle(CS Toggling Consecutive Burst Write)	35
	Timing Waveform of Burst Write Cycle(CSLow Holding Consecutive Burst Write)	
Figure 31.	Timing Waveform of Burst Read Stop by CS	37
Figure 32.	Timing Waveform of Burst Write Stop by CS	38
Figure 33.	Timing Waveform of Burst Read Suspend Cycle	39
Figure 34.	Synch. Burst Read to Asynch. Write(Address Latch Type) Timing Waveform	40
	Synch. Burst Read to Asynch. Write(Low ADV Type) Timing Waveform	
Figure 36.	Asynch. Write(Address Latch Type) to Synch. Burst Read Timing Waveform	42
Figure 37.	Asynch. Write(Low ADV Type) to Synch. Burst Read Timing Waveform	43
Figure 38.	Synch. Burst Read to Synch. Burst Write Timing Waveform	44
Figure 39.	Synch. Burst Write to Synch. Burst Read Timing Waveform	45



K1B6416B6C

U*t*RAM

Fig.2 FUNCTIONAL BLOCK DIAGRAM






POWER UP SEQUENCE

After applying Vcc upto minimum operating voltage(1.7V), drive \overline{CS} High first and then drive \overline{MRS} High. Then the device gets into the Power Up mode. Wait for minimum 200µs to get into the normal operation mode. During the Power Up mode, the standby current can not be guaranteed. To get the stable standby current level, at least one cycle of active operation should be implemented regardless of wait time duration. To get the appropriate device operation, be sure to keep the following power up sequence.

1. Apply power.

2. Maintain stable power(Vcc min.=1.7V) for a minimum 200μ s with \overline{CS} and \overline{MRS} high.


Fig.3 POWER UP TIMING



(Note)

1. After Vcc reaches Vcc(Min.), wait 200µs with CS and MRS high. Then the device gets into the normal operation.

Fig.4 STANDBY MODE STATE MACHINES



Default mode after power up is Asynchronous mode(4 Page Read and Asynchronous Write). But this default mode is not 100% guaranteed so MRS setting sequence is highly recommended after power up.

For entry to PAR mode, drive $\overline{\text{MRS}}$ pin into VIL for over 0.5µs(suspend period) during standby mode after MRS setting has been completed(A4=1, A3=0). If $\overline{\text{MRS}}$ pin is driven into VIH during PAR mode, the device gets back to the standby mode without wake up sequence.



UtRAM

FUNCTIONAL DESCRIPTION

CS	MRS	OE	WE	LB	UB	I/O0~7	I/O 8~15	Mode	Power
Н	н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
Н	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	PAR
L	н	н	н	X ¹⁾	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	н	X ¹⁾	X ¹⁾	н	н	High-Z	High-Z	Output Disabled	Active
L	н	L	н	L	н	Dout	High-Z	Lower Byte Read	Active
L	н	L	н	н	L	High-Z	Dout	Upper Byte Read	Active
L	н	L	н	L	L	Dout	Dout	Word Read	Active
L	н	н	L	L	н	Din	High-Z	Lower Byte Write	Active
L	н	н	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	н	н	L	L	L	Din	Din	Word Write	Active
L	L	Н	L	L	L	High-Z	High-Z	Mode Register Set	Active

Table 3. ASYNCHRONOUS 4 PAGE READ & ASYNCHRONOUS WRITE MODE(A15/A14=0/0)

1. X must be low or high state.

2. In asynchronous mode, Clock and ADV are ignored.
 3. /WAIT pin is High-Z in Asynchronous mode.

CS	MRS	OE	WE	LB	UB	I/O0~7	I/O 8~15	CLK	ADV	Mode	Power
н	Н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	X ²⁾	X ²⁾	Deselected	Standby
н	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	X ²⁾	X ²⁾	Deselected	PAR
L	Н	н	н	X ¹⁾	X ¹⁾	High-Z	High-Z	X ²⁾	н	Output Disabled	Active
L	Н	X ¹⁾	X ¹⁾	н	н	High-Z	High-Z	X ²⁾	н	Output Disabled	Active
L	Н	X ¹⁾	н	X ¹⁾	X ¹⁾	High-Z	High-Z			Read Command	Active
L	Н	L	Н	L	Н	Dout	High-Z		Н	Lower Byte Read	Active
L	Н	L	н	н	L	High-Z	Dout		н	Upper Byte Read	Active
L	Н	L	н	L	L	Dout	Dout		н	Word Read	Active
L	Н	Н	L	L	н	Din	High-Z	X ²⁾		Lower Byte Write	Active
L	Н	н	L	н	L	High-Z	Din	X ²⁾	or	Upper Byte Write	Active
L	Н	Н	L	L	L	Din	Din	X ²⁾	or <u>_</u>	Word Write	Active
L	L	Н	L	L	L	High-Z	High-Z	X ²⁾	or <u>↓</u> _	Mode Register Set	Active

Table 4. SYNCHRONOUS BURST READ & ASYNCHRONOUS WRITE MODE(A15/A14=0/1)

1. X must be low or high state.

X means "Don't care"(can be low, high or toggling).
 /WAIT is device output signal so does not have any affect to the mode definition. Please refer to each timing diagram for /WAIT pin function.



U*t*RAM

CS	MRS	OE	WE	LB	UB	I/O0~7	I/O 8~15	CLK	ADV	Mode	Power
н	Н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	X ²⁾	X ²⁾	Deselected	Standby
н	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	X ²⁾	X ²⁾	Deselected	PAR
L	Н	Н	н	X ¹⁾	X ¹⁾	High-Z	High-Z	X ²⁾	Н	Output Disabled	Active
L	Н	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	X ²⁾	Н	Output Disabled	Active
L	Н	X ¹⁾	н	X ¹⁾	X ¹⁾	High-Z	High-Z			Read Command	Active
L	Н	L	н	L	Н	Dout	High-Z		Н	Lower Byte Read	Active
L	Н	L	н	Н	L	High-Z	Dout		Н	Upper Byte Read	Active
L	Н	L	н	L	L	Dout	Dout		Н	Word Read	Active
L	Н	X ¹⁾	Lor∐	X ¹⁾	X ¹⁾	High-Z	High-Z			Write Command	Active
L	Н	Н	X ¹⁾	L	Н	Din	High-Z		Н	Lower Byte Write	Active
L	Н	Н	X ¹⁾	Н	L	High-Z	Din		Н	Upper Byte Write	Active
L	Н	Н	X ¹⁾	L	L	Din	Din		Н	Word Write	Active
L	L	Н	Lor∐	L	L	High-Z	High-Z			Mode Register Set	Active

Table 5. SYNCHRONOUS BURST READ & SYNCHRONOUS BURST WRITE MODE(A15/A14=1/0)

1. X must be low or high state.

2. X means "Don't care" (can be low, high or toggling).

3. /WAIT is device output signal so does not have any affect to the mode definition. Please refer to each timing diagram for /WAIT pin function.

4. The last data written in the previous Asynchronous write mode is not valid. To make the lastly written data valid, then implement at least one dummy write cycle before change mode into synchronous burst read and synchronous burst write mode.

5. The data written in Synchronous burst write operation can be corrupted by the next Asynchronous write operation. So the transition from Synchronous burst write operation to Asynchronous write operation is prohibited.



MODE REGISTER SETTING OPERATION

The device has several modes : Asynchronous Page Read mode, Asynchronous Write mode, Synchronous Burst Read mode, Synchronous Burst Write mode, Standby mode and Partial Array Refresh(PAR) mode.

Partial Array Refresh(PAR) mode is defined through Mode Register Set(MRS) option. Mode Register Set(MRS) option also defines Burst Length, Burst Type, Wait Polarity and Latency Count at Synchronous Burst Read/Write mode.

Mode Register Set (MRS)

The mode register stores the data for controlling the various operation modes of UtRAM. It programs Partial Array Refresh(PAR), Burst Length, Burst Type, Latency Count and various vendor specific options to make UtRAM useful for a variety of different applications. The default values of mode register are defined, therefore when the reserved address is input, the device runs at default modes. The mode register is written by driving CS, ADV, WE, UB, LB and MRS to VIL and driving OE to VIH during valid address. The mode register is divided into various fields depending on the fields of functions. The Partial Array Refresh(PAR) field uses A0~A4, Burst Length field uses A5~A7, Burst Type uses A8, Latency Count uses A9~A11, Wait Polarity uses A13, Operation Mode uses A14~A15 and Driver Strength uses A16~A17.

Refer to the Table below for detailed Mode Register Setting. A18~A21 addresses are "Don't care" in Mode Register Setting.

Address	A17~A16	A15~A14	A13	A12	A11~A9	A8	A7~A5	A4~A3	A2	A1~A0
Function	DS	MS	WP	RFU	Latency	BT	BL	PAR	PARA	PARS

NOTE : DS(Driver Strength), MS(Mode Select), WP(Wait Polarity), Latency(Latency Count), BT(Burst Type), BL(Burst Length), PAR(Partial Array Refresh), PARA(Partial Array Refresh Array), PARS(Partial Array Refresh Size), RFU(Reserved for Future Use)

Table 7. Mode Register Set

	Drive	er Strengt	h		Mode Select				t						
A17	A16		DS	A15	A14			I	MS*						
0	0	Ful	I Drive	0	0	A	sync. 4	Page F	Read / Asyn	c. Write					
0	1	1/2	Drive	0	1		Sync. E	Burst Re	ead / Async.	Write					
1	0	1/4	Drive	1	0	S	ync. Bui	st Rea	d / Sync. Bur	st Write	9				
W	/AIT Pola	arity		RFU			Laten	ος Οοι	unt	В	urst Type		E	Burst Le	ength
A13	v	VP	A12	RFU		A11	A10	A9	Latency	A8	вт	A7	A6	A5	BL
0	Low	Enable	0	Must		0	0	0	3	0	Linear	0	1	0	4 word
1	High	Enable	1	-		0	0	1	4	1	Interleave	0	1	1	8 word
						0	4	0	5			4	0	0	16 word

Partial Array Refresh				PAR Array	PAR Size			
A4	A3	PAR	A2	A2 PARA		A0	PARS	
1	0	PAR Enable	0	Bottom Array	0	0	Full Array	
1	1	PAR Disable	1	Top Array	0	1	3/4 Array	
					1	0	1/2 Array	
					1	1	1/4 Array	

NOTE : The address bits other than those listed in the table above are reserved.

For example, Burst Length address bits(A7:A6:A5) have 4 sets of reserved bits like 0:0:0, 0:0:1, 1:0:1 and 1:1:0.

If the reserved address bits are input, then the mode will be set into the default mode. Each field has its own default mode and these default modes are written in blue-bold in the table above.

But this default mode is not 100% guaranteed so MRS setting sequence is highly recommended after power up. A12 is a reserved bit for future use. A12 must be set as "0".

Not all the mode settings are tested. Per the mode settings to be tested, please contact Samsung Product Planning team. 256 word Full page burst mode needs to meet tBC(Burst Cycle time) parameter as max. 2500ns.

* The last data written in the previous Asynchronous write mode is not valid. To make the lastly written data valid, then implement at least one dummy write cycle before change mode into synchronous burst read and synchronous burst write mode.

* The data written in Synchronous burst write operation can be corrupted by the next Asynchronous write operation. So the transition from Synchronous burst write operation to Asynchronous write operation is prohibited.



Full(256 word)

1

1

1

MRS pin Control Type Mode Register Setting Timing

In this device(K1B6416B6C), MRS pin is used for two purposes. One is to get into the mode register setting and the other one is to execute Partial Array Refresh mode.

To get into the Mode Register Setting, the system must drive MRS pin to VIL and immediately(within 0.5µs) issue a write command(drive CS, ADV, UB, LB and WE to VIL and drive OE to VIH during valid address). If the subsequent write command(WE signal input) is not issued within 0.5µs, then the device might get into the PAR mode.




Fig.5 MODE REGISTER SETTING TIMING(OE=VIH)

1. Clock input is ignored.

Table 8. MRS AC CHARACTERISTICS (Vcc=1.7~2.0V, TA=-40 to 85°C, Maximum Main Clock Frequency=66MHz)

Parameter List		Symbol	Sp	eed	Units
		Symbol	Min	Max	onits
MRS	MRS Enable to Register Write Start	tMW	0	500	ns
MK2	End of Write to MRS Disable	twu	0	-	ns



U*t*RAM

ASYNCHRONOUS OPERATION

Asynchronous 4 Page Read Operation

Asynchronous normal read operation starts when \overline{CS} , \overline{OE} and \overline{UB} or \overline{LB} are driven to VIL under the valid address without toggling page addresses(A0, A1). If the page addresses(A0, A1) are toggled under the other valid address, the first data will be out with the normal read cycle time(tRC) and the second, the third and the fourth data will be out with the page cycle time(tPC). (MRS and WE should be driven to VIH during the asynchronous (page) read operation)

Clock, ADV, WAIT signals are ignored during the asynchronous (page) read operation.


Asynchronous Write Operation

Asynchronous write operation starts when \overline{CS} , \overline{WE} and \overline{UB} or \overline{LB} are driven to V_{IL} under the valid address.(MRS and \overline{OE} should be driven to V_{IH} during the asynchronous write operation.) Clock, \overline{ADV} , \overline{WAIT} signals are ignored during the asynchronous (page) read operation.

Asynchronous Write Operation in Synchronous Mode

A write operation starts when \overline{CS} , \overline{WE} and \overline{UB} or \overline{LB} are driven to V_{IL} under the valid address. Clock input does not have any affect to the write operation(\overline{MRS} and \overline{OE} should be driven to V_{IH} during write operation. ADV can be either toggling for address latch or held in V_{IL}). Clock, ADV, WAIT signals are ignored during the asynchronous (page) read operation.

Fig.6 ASYNCHRONOUS 4-PAGE READ






Fig.7 ASYNCHRONOUS WRITE

SYNCHRONOUS BURST OPERATION

Burst mode operations enable the system to get high performance read and write operation. The address to be accessed is latched on the rising edge of clock or ADV (whichever occurs first). CS should be setup before the address latch. During this first clock rising edge, WE indicates whether the operation is going to be a Read(WE High) or a Write(WE Low). For the optimized Burst Mode to each system, the system should determine how many clock cycles are required for the first data of each burst access(Latency Count), how many words the device outputs at an access(Burst Length) and which type of burst operation(Burst Type : Linear or Interleave) is needed. The Wait Polarity should also be determined.(See Table "Mode Register Set")

Synchronous Burst Read Operation

The Synchronous Burst Read command is implemented when the clock rising is detected during the $\overline{\text{ADV}}$ low pulse. $\overline{\text{ADV}}$ and $\overline{\text{CS}}$ should be set up before the clock rising. During Read command, $\overline{\text{WE}}$ should be held in VIH. The multiple clock risings(during low $\overline{\text{ADV}}$ period) are allowed but the burst operation starts from the first clock rising. The first data will be out with Latency count and tCD.

Synchronous Burst Write Operation

The Synchronous Burst Write command is implemented when the clock rising is detected during the \overline{ADV} and \overline{WE} low pulse. \overline{ADV} , \overline{WE} and \overline{CS} should be set up before the clock rising. The multiple clock risings(during low \overline{ADV} period) are allowed but the burst operation starts from the first clock rising. The first data will be written in the Latency clock with tDS.

Fig.8 SYNCHRONOUS BURST READ(Latency 5, BL 4, WP : Low Enable)





Fig.9 SYNCHRONOUS BURST WRITE(Latency 5, BL 4, WP : Low Enable)





SYNCHRONOUS BURST OPERATION TERMINOLOGY

Clock(CLK)

The clock input is used as the reference for synchronous burst read and write operation of UtRAM. The synchronous burst read and write operation is synchronized to the rising edge of the clock. The clock transitions must swing between VIL and VIH.

Latency Count

The Latency Count configuration tells the device how many clocks must elapse from the burst command before the first data should be available on its data pins. This value depends on the input clock frequency. The supported Latency Count is as follows.

Table 9. Latency Count support : 3, 4, 5

Clock Frequency	Upto 66MHz	Upto 54MHz	Upto 40MHz
Latency Count	5	4	3

Table 10. Number of Clocks for 1st Data

Set Latency	Latency 3	Latency 4	Latency 5
# of Clocks for 1st data(Read)	4	5	6
# of Clocks for 1st data(Write)	2	3	4




Fig.10 Latency Configuration(Read)

NOTE : The first data will always keep the Latency. From the second data, some period of wait time might be caused by WAIT pin.

Burst Length

Burst Length identifies how many data the device outputs at an access. The device supports 4 word, 8 word, 16 word and 256 word burst read or write. 256 word Full page burst mode needs to meet tBC(Burst Cycle time) parameter as max. 2500ns. The first data will be out with the set Latency + tCD. From the second data, the data will be out with tCD from each clock.

Burst Stop

Burst stop is used when the system wants to stop burst operation on special purpose. If driving \overline{CS} to VIH during the burst read operation, then the burst operation will be stopped. During the burst read operation, the new burst operation can not be issued. The new burst operation can be issued only after the previous burst operation is finished.

The burst stop feature is very useful because it enables the user to utilize the un-supported burst length such as 1 burst or 2 burst which accounts for big portion in usage for the mobile handset application environment.




SYNCHRONOUS BURST OPERATION TERMINOLOGY

WAIT Control(WAIT)

The WAIT signal is the device's output signal which indicates to the host system when the device's data-out or data-in is valid. To be compatible with the Flash interfaces of various microprocessor types, the WAIT polarity(WP) can be configured. The polarity can be programmed to be either low enable or high enable.

For the timing of WAIT signal, the WAIT signal should be set active one clock prior to the data regardless of Read or Write cycle.



Burst Type

The device supports Linear type burst sequence and Interleave type burst sequence. Linear type burst sequentially increments the burst address from the starting address. The detailed Linear and Interleave type burst address sequence is shown in burst sequence table in next page.



U*t*RAM

Table 11.	Burst Sequence
-----------	----------------

	Burst Address Sequence(Decimal)									
Start	Wrap ¹⁾									
Addr.	4 wo	rd Burst	8 word	Burst	16 wor	Full Page(256 word)				
	Linear	Interleave	Linear	Interleave	Linear	Interleave	Linear			
0	0-1-2-3	0-1-2-3	0-15-6-7	0-1-26-7	0-1-214-15	0-1-2-3-414-15	0-1-2254-255			
1	1-2-3-0	1-0-3-2	1-26-7-0	1-0-37-6	1-2-315-0	1-0-3-2-515-14	1-2-3255-0			
2	2-3-0-1	2-3-0-1	2-37-0-1	2-3-04-5	2-3-40-1	2-3-0-1-612-13	2-3-4255-0-1			
3	3-0-1-2	3-2-1-0	3-40-1-2	3-2-15-4	3-4-51-2	3-2-1-0-713-12	3-4-5255-0-1-2			
4			4-51-2-3	4-5-62-3	4-5-62-3	4-5-6-7-010-11	4-5-6255-0-1-2-3			
5			5-62-3-4	5-4-73-2	5-6-73-4	5-4-7-6-111-10	5-6-72553-4			
6			6-73-4-5	6-7-40-1	6-7-84-5	6-7-4-5-28-9	6-7-82554-5			
7			7-04-5-6	7-6-51-0	7-8-95-6	7-6-5-4-39-8	7-8-92555-6			
2					~	~	~			
14					14-15-012-13	14-15-120-1	14-1525512-13			
15					15-0-113-14	15-14-131-0	15-1625513-14			
2							~			
255							255-0-1253-254			

1. Wrap : Burst Address wraps within word boundary and ends after fulfilled the burst length.

2. 256 word Full page burst mode needs to meet tBC(Burst Cycle time) parameter as max. 2500ns.




U*t*RAM

LOW POWER FEATURES

Partial Array Refresh(PAR) mode

The PAR mode enables the user to specify the active memory array size. UtRAM consists of 4 blocks and user can select 1 block, 2 blocks, 3 blocks or all blocks as active memory array through Mode Register Setting. The active memory array is periodically refreshed whereas the disabled array is not going to be refreshed and so the previously stored data will get lost. Even though PAR mode is enabled through the Mode Register Setting, PAR mode execution by MRS pin is still needed. The normal operation can be executed even in refresh-disabled array as long as MRS pin is not driven to low for over 0.5μ s. Driving MRS pin to high makes the device to get back to the normal operation mode from PAR executed mode, Refer to Fig.13 and Table 12 for PAR operation and PAR address mapping.

Fig.13 PAR MODE EXECUTION and EXIT



Driver Strength Optimization

The optimization of output driver strength is possible through the mode register setting to adjust for the different data loadings. Through this driver strength optimization, the device can minimize the noise generated on the data bus during read operation. The device supports full drive, 1/2 drive and 1/4 drive.

Internal TCSR

The internal Temperature Compensated Self Refresh(TCSR) feature is a very useful tool for reducing standby current in room temperature(below 40°C). DRAM cell has weak refresh characteristics in higher temperature. So high temperature requires more refresh cycles, which lead to standby current increase. Without internal TCSR, the refresh cycle should be set as worst condition so as to cover high temperature(85°C) refresh characteristics. But with internal TCSR, the refresh cycle below 40°C can be optimized, so the standby current in room temperature can be highly reduced. This feature is really beneficial to mobile phone because most of mobile phones are used at below 40°C in the phone standby mode.

Power Mode	Address (Bottom Array) ²⁾	Address (Top Array) ²⁾	Memory Cell Data	Standby ³⁾ (ISB1, <40°C)	Standby ³⁾ (Isв1, <85°C)	Wait Time(μs)
Standby(Full Array)	000000h ~ 3FFFFFh	000000h ~ 3FFFFFh	Valid ¹⁾	120µA	180µA	0
Partial Refresh(3/4 Block)	000000h ~ 2FFFFFh	100000h ~ 3FFFFFh	Valid ¹⁾	120µA	180µA	0
Partial Refresh(1/2 Block)	000000h ~ 1FFFFFh	200000h ~ 3FFFFFh	Valid ¹⁾	115µA	165μA	0
Partial Refresh(1/4 Block)	000000h ~ 0FFFFFh	300000h ~ 3FFFFFh	Valid ¹⁾	115µA	165µA	0

1. Only the data in the refreshed block are valid

2. PAR Array can be selected through Mode Register Set(See Page 11)

3. Standby mode is supposed to be set up after at least one active operation.after power up. ISB1 is measured after 60ms from the time when standby mode is set up.



UtRAM

Table 13. PRODUCT LIST

Industrial Temperature Products(-40~85°C)						
Part Name	Function					
K1B6416B6C	1.8V, 70ns, 66MHz					

Table 14. ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.2 to Vcc+0.3V	V
Power supply voltage relative to Vss	Vcc	-0.2 to 2.5V	V
Power Dissipation	PD	1.0	W
Storage temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

Table 15. RECOMMENDED DC OPERATING CONDITIONS¹⁾

ltem	Symbol	Min	Тур	Max	Unit
Power supply voltage	Vcc	1.7	1.85	2.0	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	0.8 x Vcc	-	Vcc+0.22)	V
Input low voltage	VIL	-0.2 ³⁾	-	0.4	V

1. TA=-40 to 85°C, otherwise specified.

2. Overshoot: Vcc+1.0V in case of pulse width \leq 20ns. 3. Undershoot: -1.0V in case of pulse width \leq 20ns.

4. Overshoot and undershoot are sampled, not 100% tested.



U*t*RAM

Table 16. CAPACITANCE¹⁾(f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	Vin=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

Table 17. DC AND OPERATING CHARACTERISTICS

ltem	Symbol	Test Conditions			Min	Тур	Max	Unit
Input Leakage Current	Iц	VIN=Vss to Vccq			-1	-	1	μA
Output Leakage Current	Ilo	\overline{CS} =VIH, \overline{MRS} =VIH, \overline{OE} =VIH or \overline{WE} =VIL, VI	io=Vss to	Vccq	-1	-	1	μA
Average Operating Current(Async)	ICC2	Cycle time=tRC+3tPC, Iio=0mA, 100% dut VIN=VIL or VIH	y, <mark>CS</mark> =Vı∟	, MRS=VIH,	-	-	40	mA
Average Operating Current(Sync)	Іссз	Burst Length 4, Latency 5, 66MHz, IIO=0n tion 1 time, CS=VIL, MRS=VIH, VIN=VIL or	ess transi-	-	-	40	mA	
Output Low Voltage	Vol	Iol=0.1mA	-	-	0.2	V		
Output High Voltage	Vон	Іон=-0.1mA	1.4	-	-	V		
Standby Current(CMOS)	SB1 ²⁾	CS≥Vccq-0.2V, MRS≥Vccq-0.2V, Other	S≥Vccq-0.2V, MRS≥Vccq-0.2V, Other <				120	μA
	1281-7	inputs=Vss to Vccq	<	85°C	-	-	180	μA
				3/4 Block	-	-	120	
			< 40°C	1/2 Block	-	-	115	μΑ
Dortial Defreeh Current	SBP ¹⁾	MRS≤0.2V, CS≥Vccq-0.2V		1/4 Block	-	-	115	
Partial Refresh Current	ISBP.7	Other inputs=Vss to Vccq		3/4 Block	-	-	180	
			< 85°C	1/2 Block	-	-	165	μA
				1/4 Block	-	-	165	1

1. Full Array Partial Refresh Current(ISBP) is same as Standby Current(ISB1).

2. Standby mode is supposed to be set up after at least one active operation.after power up.

ISB1 is measured after 60ms from the time when standby mode is set up.



K1B6416B6C

U*t*RAM

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Test Input/Output Reference) Input pulse level: 0.2 to Vcc-0.2V Input rising and falling time: 3ns Input and output reference voltage: 0.5 x Vcc Output load: CL=30pF




Table 18. ASYNCHRONOUS AC CHARACTERISTICS (Vcc=1.7~2.0V, TA=-40 to 85°C)

	Poromotor List	Symbol	;	Speed	Units
		Symbol	Min	Max	Units
Common	CS High Pulse Width	tCSHP(A)	10	-	ns
	Read Cycle Time	tRC	70	-	ns
	Page Read Cycle Time	tPC	25	-	ns
	Address Access Time	taa	-	70	ns
	Page Access Time	tPA	-	20	ns
	Chip Select to Output	Parameter ListSymbolHigh Pulse WidthtcSHP(A)10d Cycle TimetRC70e Read Cycle TimetPC25ress Access TimetAA-e Access TimetPA-o Select to OutputtCO-but Enable to Valid OutputtOE-LB Access TimetBA-o Select to Low-Z OutputtLZ10LB Enable to Low-Z OutputtBLZ5obut Enable to Low-Z OutputtCHZ0LB Enable to Low-Z OutputtCHZ0LB Disable to High-Z OutputtCHZ0Disable to High-Z OutputtOH3e Cycle TimetWC70out Disable to Findon WritetCW60functional to End of WritetCW60functional to End of WritetAS0ress Set-up Time to Beginning of WritetAS0ress Set-up Time to ADV FallingtAS(A)0ress Valid to End of WritetAW60LB Valid to End of WritetBW60LB	70	ns	
	Output Enable to Valid Output	tOE	-	35	ns
Async. (Page) Read	UB, LB Access Time	tвА	-	35	ns
	Chip Select to Low-Z Output	tLZ	10	-	ns
	UB, LB Enable to Low-Z Output	tBLZ	5	-	ns
	Output Enable to Low-Z Output	tolz	5	-	ns
	Chip Disable to High-Z Output	tснz	0	12	ns
	UB, LB Disable to High-Z Output	tвнz	0	12	ns
	Output Disable to High-Z Output	tонz	0	12	ns
	Output Hold	toн	3	-	ns
	Write Cycle Time	twc	70	-	ns
	Chip Select to End of Write	tcw	60	-	ns
	ADV Minimum Low Pulse Width	tadv	7	-	ns
	Address Set-up Time to Beginning of Write	tas	0	-	ns
	Address Set-up Time to ADV Falling	tas(a)	0	-	ns
	Address Hold Time from ADV Rising	tah(a)	7	-	ns
Async.	CS Setup Time to ADV Rising	tCSS(A)	10	-	ns
Write	Address Valid to End of Write	taw	60	-	ns
	UB, LB Valid to End of Write	tвw	60	-	ns
	Write Pulse Width	twp	55 ¹⁾	-	ns
	WE High Pulse Width	twhp	5 ns	Latency-1 clock	-
	Write Recovery Time	twr	0	-	ns
	WE Low to Read Latency	twlrl	1	-	clock
	Data to Write Time Overlap	tDW	30	-	ns
	Data Hold from Write Time	tdн	0	-	ns



U*t*RAM

ASYNCHRONOUS READ TIMING WAVEFORM




Fig.15 TIMING WAVEFORM OF ASYNCHRONOUS READ CYCLE (MRS=VIH, WE=VIH, WAIT=High-Z)

(ASYNCHRONOUS READ CYCLE)

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. 2. At any given temperature and voltage condition, tCHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device

interconnection. 3. In asynchronous read cycle, Clock, ADV and WAIT signals are ignored.

Symbol	Sp	Speed			Sp	eed	Units
Symbol	Min	Мах	Units	Symbol	Min	Max	Units
tRC	70	-	ns	tolz	5	-	ns
tAA	-	70	ns	tBLZ	5	-	ns
tco	-	70	ns	tLZ	10	-	ns
tва	-	35	ns	tснz	0	12	ns
tOE	-	35	ns	tвнz	0	12	ns
tон	3	-	ns	tонz	0	12	ns
tCSHP(A)	10	-	ns				


Table 19. ASYNCHRONOUS READ AC CHARACTERISTICS



U*t*RAM

ASYNCHRONOUS READ TIMING WAVEFORM

Fig.16 TIMING WAVEFORM OF PAGE READ CYCLE(MRS=VIH, WE=VIH, WAIT=High-Z)



(ASYNCHRONOUS 4 PAGE READ CYCLE)

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

2. At any given temperature and voltage condition, tCHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.

3. In asynchronous 4 page read cycle, Clock, ADV and WAIT signals are ignored.

Symbol	Sp	Units	Symbol	Sp	Units		
Cymbol	Min	Мах	onits	Cymbol	Min	Max	Onits
tRC	70	-	ns	toн	3	-	ns
tAA	-	70	ns	tolz	5	-	ns
tPC	25	-	ns	tBLZ	5	-	ns
tPA	-	20	ns	tLZ	10	-	ns
tco	-	70	ns	tснz	0	12	ns
tва	-	35	ns	tвнz	0	12	ns
tOE	-	35	ns	toнz	0	12	ns

Table 20. ASYNCHRONOUS PAGE READ AC CHARACTERISTICS



UtRAM

ASYNCHRONOUS WRITE TIMING WAVEFORM




Fig.17 TIMING WAVEFORM OF WRITE CYCLE(1)(MRS=VIH, DE=VIH, WAIT=High-Z, WE Controlled)

(ASYNCHRONOUS WRITE CYCLE - WE Controlled)

1. A write occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS goes high or WE goes high. The twp is measured from the beginning of write to the end of write.

- 2. two is measured from the CS going low to the end of write. 3. tas is measured from the address valid to the beginning of write.

4. twe is measured from the end of write to the address change. twe is applied in case a write ends with $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.

- 5. In asynchronous write cycle, Clock, ADV and WAIT signals are ignored.
- 6. Condition for continuous write operation over 50 times : tWP(min)=70ns

Table 21. ASYNCHRONOUS WRITE AC CHARACTERISTICS (WE Controlled)

Symbol	Sp	Speed			Sp	Units	
Symbol	Min	Мах	Units	Symbol	Min	Max	Onits
twc	70	-	ns	tas	0	-	ns
tcw	60	-	ns	twR	0	-	ns
taw	60	-	ns	tDW	30	-	ns
tвw	60	-	ns	tdн	0	-	ns
twp	55 ¹⁾	-	ns	tCSHP(A)	10	-	ns



UtRAM

ASYNCHRONOUS WRITE TIMING WAVEFORM

Address	
cs	
UB, LB	tBW →
WE	
Data in	TDW TDH TDH Data Valid
Data out	——————————————————————————————————————

Fig.18 TIMING WAVEFORM OF WRITE CYCLE(2) (MRS=VIH, DE=VIH, WAIT=High-Z, UB & LB Controlled)

(ASYNCHRONOUS WRITE CYCLE - UB & LB Controlled)

1. A write occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when \overline{CS} goes high or \overline{WE} goes high. The twp is measured from the beginning of write to the end of write. 2. tcw is measured from the \overline{CS} going low to the end of write.

- 3. tas is measured from the address valid to the beginning of write.
- 4. twe is measured from the end of write to the address change. twe is applied in case a write ends with \overline{CS} or \overline{WE} going high.
- 5. In asynchronous write cycle, Clock, ADV and WAIT signals are ignored.

Table 22. ASYNCHRONOUS WRITE AC CHARACTERISTICS (UB & LB Controlled)

Symbol	Sp	Units	Symbol	Sp	Units		
Symbol	Min	Max	Units	Symbol	Min	Max	Units
twc	70	-	ns	tas	0	-	ns
tcw	60	-	ns	twR	0	-	ns
taw	60	-	ns	tDW	30	-	ns
tвw	60	-	ns	tdн	0	-	ns
twp	55 ¹⁾	-	ns				



U*t*RAM

ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE

Fig.19 TIMING WAVEFORM OF WRITE CYCLE(Address Latch Type)(MRS=VIH, OE=VIH, WAIT=High-Z, WE Controlled)

	0 1	2	3 4 5	567	8 9	10 11	12 13	14
CLK								
ADV								
Address	Valid X							
cs	→ tcss	i(A)	tcw —		/			
UB, LB			taw – tBw –		/	/		
WE	tas	tv	/LRL →	twp		1011 N		
Data in					<tdw> < Data Valio</tdw>			
Data out		 Read Late High-Z – 	1 1	•	High	n-Z		

(ADDRESS LATCH TYPE ASYNCHRONOUS WRITE CYCLE - WE Controlled)

1. A write occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for word operation. A write ends at the earliest transition when \overline{CS} goes high or \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.

2. taw is measured from the address valid to the end of write. In this address latch type write timing, two is same as taw.

3. tcw is measured from the \overline{CS} going low to the end of write.

4. tew is measured from the $\overline{\text{UB}}$ and $\overline{\text{LB}}$ going low to the end of write.

5. Clock input does not have any affect to the write operation if the parameter tWLRL is met.

Table 23. ASYNCH. WRITE IN SYNCH. MODE AC CHARACTERISTICS(Address Latch Type, WE Controlled)

Symbol	Sp	Speed			Sp	Units	
Symbol	Min	Мах	Units	Symbol	Min	Max	Units
tadv	7	-	ns	tвw	60	-	ns
tas(a)	0	-	ns	twp	55 ¹⁾	-	ns
tah(a)	7	-	ns	twlrl	1	-	clock
tCSS(A)	10	-	ns	tas	0	-	ns
tcw	60	-	ns	tDW	30	-	ns
taw	60	-	ns	tdн	0	-	ns



UtRAM

ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE

Fig.20 TIMING WAVEFORM OF WRITE CYCLE(Address Latch Type)(MRS=VIH, OE=VIH, WAIT=High-Z, UB & LB Controlled)

	0	1	2 3	4 5	56	7 8	3 9	10	11	12	13	14
CLK												$\int \bigcup$
ADV												
Address	Valid X	←tAH(A)		1								
cs		tCSS(A)		tcw								
UB, LB				tawtawtaw								
WE	tas		twlRL	twp								
Data in							tow — ► Data Va	<tdh Ilid</tdh 	* *			
Data out		- <u>-</u> F	ad Latency ligh-Z	/ 5			——— Hi	gh-Z —				

(ADDRESS LATCH TYPE ASYNCHRONOUS WRITE CYCLE - UB & LB Controlled)

- 1. A write occurs during the overlap(twp) of low CS and low WE. A write begins when CS goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for word operation. A write ends at the earliest transition when CS goes or and WE goes high. The twp is measured from the beginning of write to the end of write.
- taw is measured from the address valid to the end of write. In this address latch type write timing, twc is same as taw.
 tcw is measured from the CS going low to the end of write.
 tew is measured from the UB and LB going low to the end of write.

- 5. Clock input does not have any affect to the write operation if the parameter tWLRL is met.

Table 24. ASYNCH. WRITE IN SYNCH. MODE AC CHARACTERISTICS (Address Latch Type, UB & LB Controlled)

Symbol	Speed		Units	Symbol	Spe	Units	
Symbol	Min	Max	Units	Cymbol	Min	Max	Units
tadv	7	-	ns	tвw	60	-	ns
tas(a)	0	-	ns	tWP	55 ¹⁾	-	ns
tAH(A)	7	-	ns	twlrl	1	-	clock
tCSS(A)	10	-	ns	tas	0	-	ns
tcw	60	-	ns	tDW	30	-	ns
taw	60	-	ns	tdн	0	-	ns



UtRAM

ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE

Fig.21 TIMING WAVEFORM OF WRITE CYCLE(Low ADV Type)(MRS=VIH, OE=VIH, WAIT=High-Z, WE Controlled)

	0	1 2 3	4 5	6 7	8 9	10 11	12 13	14
CLK								$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
ADV		1 I I 1 I I 1 I I 1 I I						
Address			twc					
cs		1 1 1 1 1 1 1 1 1 1 1 1	-tcw		→ tw	R		
UB, LB		1 1 1 1 1 1 1 1 1 1 1 1 1	—taw ——taw ——tвw ——					
WE	-tas	twLRL	twp					
Data in			l l		w <u>→</u> t _{DH} Data Valid	\rightarrow		
		Read Latency 5						
Data out	 	—— High-Z ——				— High-Z —		

(LOW ADV TYPE WRITE CYCLE - WE Controlled)

1. A write occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high or \overline{WE} goes high. The twp is measured from the beginning of write to the end of write. 2. tcw is measured from the \overline{CS} going low to the end of write. 3. tas is measured from the address valid to the beginning of write.

4. twr is measured from the end of write to the address change. twr is applied in case a write ends with CS or WE going high.

5. Clock input does not have any affect to the write operation if the parameter tWLRL is met.

Table 25. ASYNCH. WRITE IN SYNCH. MODE AC CHARACTERISTICS(Low ADV Type, WE Controlled)

Symbol	Speed		Units	Symbol	Speed		Units
	Min	Max	onits	Cymbol	Min	Max	Units
twc	70	-	ns	twlrl	1	-	clock
tcw	60	-	ns	tas	0	-	ns
taw	60	-	ns	twR	0	-	ns
tBW	60	-	ns	tDW	30	-	ns
tWP	55 ¹⁾	-	ns	tDH	0	-	ns



U*t*RAM

ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE

Fig.22	TIMING WAVEF	ORM OF WRITE C	YCLE((Low ADV Type)(MRS=VIH, OE=VIH, WAIT=High-Z, UB & LB Controlled)
	0 1	2 3	4 5	5 6 7 8 9 10 11 12 13 14
CLK			$\frown \downarrow$	
ADV			1 1 1	ł
Address			⊥twc	
cs		1 I 1 I	CW	
UB, LB	←tas→		taw — tbw —	
WE		twLRL	_twp ▲	
		1 1 1 1 1 <i>X</i>	1 1 1	
Data in			1	X Data Valid
		Read Latency 5 _		
Data out	<u> </u>	—— High-Z ———	1	High-Z

(LOW ADV TYPE WRITE CYCLE - UB & LB Controlled)

1. A write occurs during the overlap(twP) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high or \overline{WE} goes high. The twP is measured from the beginning of write to the end of write.

2. tcw is measured from the \overline{CS} going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twr is measured from the end of write to the address change. twr is applied in case a write ends with \overline{CS} or \overline{WE} going high.

5. Clock input does not have any affect to the write operation if the parameter tWLRL is met.

Table 26. ASYNCH. WRITE IN SYNCH. MODE AC CHARACTERISTICS(Low ADV Type, UB & LB Controlled)

Symbol	Speed		Units	Symbol	Speed		Units
Symbol	Min	Мах	onits	Cymbol	Min	Max	Units
twc	70	-	ns	twlrl	1	-	clock
tcw	60	-	ns	tas	0	-	ns
tAW	60	-	ns	twR	0	-	ns
tBW	60	-	ns	tDW	30	-	ns
tWP	55 ¹⁾	-	ns	tdн	0	-	ns




K1B6416B6C

U*t*RAM

ASYNCHRONOUS WRITE TIMING WAVEFORM in SYNCHRONOUS MODE

Fig.23 TIMING WAVEFORM OF MULTIPLE WRITE CYCLE(Low ADV Type)(MRS=VIH, OE=VIH, WAIT=High-Z, WE Controlled)



(LOW ADV TYPE MULTIPLE WRITE CYCLE)

1. A write occurs during the overlap(twP) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or LB for single byte operation or simultaneously asserting \overline{UB} and LB for double byte operation. A write ends at the earliest transition when \overline{CS} goes high or \overline{WE} goes high. The twP is measured from the beginning of write to the end of write.

2. tcw is measured from the CS going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twr is measured from the end of write to the address change. twr is applied in case a write ends with CS or WE going high.

5. Clock input does not have any affect to the asynchronous multiple write operation if twHP is shorter than (Read Latency - 1) clock

duration.

6. tWP(min)=70ns for continuous write operation over 50 times.

Symbol	Speed		Units	Symbol	Sp	Units	
Gymbol	Min	Мах	onito	0,	Min	Max	Units
twc	70	-	ns	twhp	5ns	Latency-1 clock	-
tcw	60	-	ns	tas	0	-	ns
taw	60	-	ns	twR	0	-	ns
tBW	60	-	ns	tow	30	-	ns
twp	55 ¹⁾	-	ns	tDH	0	-	ns

Table 27. ASYNCH. WRITE IN SYNCH. MODE AC CHARACTERISTICS(Low ADV Type Multiple Write, WE Controlled)



K1B6416B6C

U*t*RAM

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Test Input/Output Reference) Input pulse level: 0.2 to Vcc-0.2V Input rising and falling time: 3ns Input and output reference voltage: 0.5 x Vcc Output load: CL=30pF




Table 28. SYNCHRONOUS AC CHARACTERISTICS (Vcc=1.7~2.0V, TA=-40 to 85°C, Maximum Main Clock Frequency=66MHz)

	Parameter List	Symbol	Sp	eed	Units
			Min	Max	
	Clock Cycle Time	Т	15	200	ns
	Burst Cycle Time	tBC	-	2500	ns
	Address Set-up Time to ADV Falling(Burst)	tAS(B)	0	-	ns
	Address Hold Time from ADV Rising(Burst)	tAH(B)	7	-	ns
	ADV Setup Time	tadvs	5	-	ns
	ADV Hold Time	t advh	7	-	ns
_	CS Setup Time to Clock Rising(Burst)	tCSS(B)	5	-	ns
Burst Operation	Burst End to New ADV Falling	t BEADV	7	-	ns
(Common)	Burst Stop to New ADV Falling	t BSADV	12	-	ns
	CS Low Hold Time from Clock	t CSLH	7	-	ns
	CS High Pulse Width	t CSHP	5	-	ns
	ADV High Pulse Width	t ADHP	5	-	ns
	Chip Select to WAIT Low	tw∟	-	10	ns
	ADV Falling to WAIT Low	tawl	-	10	ns
	Clock to WAIT High	twн	-	12	ns
	Chip De-select to WAIT High-Z	twz	-	12	ns
	UB, LB Enable to End of Latency Clock	t BEL	1	-	Clock
	Output Enable to End of Latency Clock	tOEL	1	-	Clock
	UB, LB Valid to Low-Z Output	t BLZ	5	-	ns
	Output Enable to Low-Z Output	tolz	5	-	ns
Burst Read	Latency Clock Rising Edge to Data Output	tCD	-	10	ns
Operation	Output Hold	toн	3	-	ns
	Burst End Clock to Output High-Z	tHZ	-	12	ns
	Chip De-select to Output High-Z	tснz	-	12	ns
	Output Disable to Output High-Z	tонz	-	12	ns
	UB, LB Disable to Output High-Z	t BHZ	-	12	ns
	WE Set-up Time to Command Clock	twes	5	-	ns
	WE Hold Time from Command Clock	tWEH	5	-	ns
	WE High Pulse Width	twhp	5	-	ns
Burst Write	UB, LB Set-up Time to Clock	tBS	5	-	ns
Operation	UB, LB Hold Time from Clock	tвн	5	-	ns
	Byte Masking Set-up Time to Clock	tBMS	7	-	ns
	Byte Masking Hold Time from Clock	tвмн	7	-	ns
	Data Set-up Time to Clock	tDS	5	-	ns
	Data Hold Time from Clock	TDHC	3	-	ns



U*t*RAM

SYNCHRONOUS BURST OPERATION TIMING WAVEFORM




Fig.25 TIMING WAVEFORM OF BASIC BURST OPERATION [Latency=5,Burst Length=4](MRS=VIH)

Table 29. BURST OPERATION AC CHARACTERISTICS


Symbol	Speed		Units	Symbol	Sp	Units	
	Min	Max	onito	Cybol	Min	Max	Onits
т	15	200	ns	tas(b)	0	-	ns
tBC	-	2500	ns	tah(b)	7	-	ns
tadvs	5	-	ns	tCSS(B)	5	-	ns
t advh	7	-	ns	t BEADV	7	-	ns



UtRAM

SYNCHRONOUS BURST READ TIMING WAVEFORM

Fig.26 TIMING WAVEFORM OF BURST READ CYCLE(1) [Latency=5,Burst Length=4,WP=Low enable](WE=VIH, MRS=VIH) - CS Toggling Consecutive Burst Read



(SYNCHRONOUS BURST READ CYCLE - CS Toggling Consecutive Burst Read)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

- 2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)
- /WAIT High(tWH) : Data available(driven by Latency-1 clock)
- WAIT High-Z(tWZ): Data don't care(driven by CS high going edge)
 Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. Burst Cycle Time(tBC) should not be over 2.5µs.

Symbol	Speed		Units	Symbol	Speed		Units
	Min	Max	onno	Cymbol	Min	Max	Onits
tCSHP	5	-	ns	tонz	-	12	ns
tBEL	1	-	clock	tвнz	-	12	ns
tOEL	1	-	clock	tCD	-	10	ns
tBLZ	5	-	ns	toн	3	-	ns
toLz	5	-	ns	twL	-	10	ns
tнz	-	12	ns	twн	-	12	ns
tснz	-	12	ns	twz	-	12	ns


Table 30. BURST READ AC CHARACTERISTICS(CS Toggling Consecutive Burst)



UtRAM

SYNCHRONOUS BURST READ TIMING WAVEFORM

Fig.27 TIMING WAVEFORM OF BURST READ CYCLE(2) [Latency=5,Burst Length=4,WP=Low enable](WE=VIH, MRS=VIH) - CS Low Holding Consecutive Burst Read



(SYNCHRONOUS BURST READ CYCLE - CS Low Holding Consecutive Burst Read)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)

/WAIT High(tWH) : Data available(driven by Latency-1 clock)

/WAIT High(tWH): Data available(driven by Latency-1 clock)
/WAIT High-Z(tWZ): Data don't care(driven by CS high going edge)
3. Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.
4. The consecutive multiple burst read operation with holding CS low is possible through issuing only new ADV and address.
5. Burst Cycle Time(tBC) should not be over 2.5µs.


Symbol	Speed		Units	Symbol	Speed		Units
	Min	Max	Onito	Cymbol	Min	Max	Onits
tBEL	1	-	clock	tCD	-	10	ns
tOEL	1	-	clock	toн	3	-	ns
tBLZ	5	-	ns	twL	-	10	ns
to∟z	5	-	ns	tawl	-	10	ns
tHZ	-	12	ns	twн	-	12	ns



U*t*RAM

SYNCHRONOUS BURST READ TIMING WAVEFORM

Fig.28 TIMING WAVEFORM OF BURST READ CYCLE(3) [Latency=5,Burst Length=4,WP=Low enable](WE=VIH, MRS=VIH) - Last Data Sustaining



(SYNCHRONOUS BURST READ CYCLE - Last Data Sustaining)

1. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)

/WAIT High(tWH) : Data available(driven by Latency-1 clock)

/WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)

2. Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

3. Burst Cycle Time(tBC) should not be over 2.5µs.

Symbol	Speed		Units	Symbol	Sp	Units	
Symbol	Min	Мах	onits	0,	Min	Max	Units
tBEL	1	-	clock	tCD	-	10	ns
toel	1	-	clock	toн	3	-	ns
tBLZ	5	-	ns	twL	-	10	ns
toLz	5	-	ns	twн	-	12	ns


Table 32. BURST READ AC CHARACTERISTICS(Last Data Sustaining)



UtRAM

SYNCHRONOUS BURST WRITE TIMING WAVEFORM

Fig.29 TIMING WAVEFORM OF BURST WRITE CYCLE(1) [Latency=5,Burst Length=4,WP=Low enable](OE=VIH, MRS=VIH) - CS Toggling Consecutive Burst Write



(SYNCHRONOUS BURST WRITE CYCLE - CS Toggling Consecutive Burst Write)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV

should be met.

Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.
 /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)

- /WAIT High(tWH) : Data available(driven by Latency-1 clock)
- /WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)

4. D2 is masked by UB and LB.

5. Burst Cycle Time(tBC) should not be over 2.5µs.

Symbol	Speed		Units	Symbol	Speed		Units
Symbol	Min	Мах	Units	Cymbol	Min	Max	Units
t CSHP	5	-	ns	twhp	5	-	ns
tBS	5	-	ns	tDS	5	-	ns
tвн	5	-	ns	t DHC	3	-	ns
tBMS	7	-	ns	tw∟	-	10	ns
tвмн	7	-	ns	twн	-	12	ns
twes	5	-	ns	twz	-	12	ns
tweн	5	-	ns				


Table 33. BURST WRITE AC CHARACTERISTICS(CS Toggling Consecutive Burst)



U*t*RAM

SYNCHRONOUS BURST WRITE TIMING WAVEFORM

Fig.30 TIMING WAVEFORM OF BURST WRITE CYCLE(2) [Latency=5,Burst Length=4,WP=Low enable]($\overline{OE}=V_{H}$, $\overline{MRS}=V_{H}$) - CS Low Holding Consecutive Burst Write



(SYNCHRONOUS BURST WRITE CYCLE - CS Low Holding Consecutive Burst Write)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV

should be met.

2. Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

3. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)

/WAIT High(tWH) : Data available(driven by Latency-1 clock)

/WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)

4. D2 is masked by UB and LB.

5. The consecutive multiple burst read operation with holding CS low is possible through issuing only new ADV and address.

6. Burst Cycle Time(tBC) should not be over 2.5µs.

Symbol	Speed		Units	Symbol	Speed		Units
Symbol	Min	Max	onits	Cymbol	Min	Мах	Units
tBS	5	-	ns	twhp	5	-	ns
tвн	5	-	ns	tDS	5	-	ns
tBMS	7	-	ns	t DHC	3	-	ns
tвмн	7	-	ns	twL	-	10	ns
twes	5	-	ns	tAWL	-	10	ns
tweн	5	-	ns	twн	-	12	ns


Table 34. BURST WRITE AC CHARACTERISTICS (CS Low Holding Consecutive Burst)



UtRAM

SYNCHRONOUS BURST READ STOP TIMING WAVEFORM

Fig.31 TIMING WAVEFORM OF BURST READ STOP by CS [Latency=5,Burst Length=4,WP=Low enable](WE=VIH, MRS=VIH)



(SYNCHRONOUS BURST READ STOP TIMING)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBSADV

should be met WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)
 WAIT High(tWH) : Data available(driven by Latency-1 clock)
 WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)
 Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.
 The burst operation experime build not be paraetal for any 2.5 for the start 2.5 for the first clock rising.

4. The burst stop operation should not be repeated for over $2.5 \mu s$.

Symbol	Speed		Units	Symbol	Spe	eed	Units
Gymbol	Min	Мах	onits	Cymbol	Min	Max	Onits
t BSADV	12	-	ns	tCD	-	10	ns
tCSLH	7	-	ns	toн	3	-	ns
tCSHP	5	-	ns	tснz	-	12	ns
t BEL	1	-	clock	twL	-	10	ns
tOEL	1	-	clock	twн	-	12	ns
tBLZ	5	-	ns	twz	-	12	ns
toLZ	5	-	ns				


Table 35. BURST READ STOP AC CHARACTERISTICS



UtRAM

SYNCHRONOUS BURST WRITE STOP TIMING WAVEFORM

Fig.32 TIMING WAVEFORM OF BURST WRITE STOP by CS [Latency=5,Burst Length=4,WP=Low enable](OE=VIH, MRS=VIH)



(SYNCHRONOUS BURST WRITE STOP TIMING)

1. The new burst operation can be issued only after the previous burst operation is finished.

2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)

/WAIT High(tWH) : Data available(driven by Latency-1 clock)

WAIT High-Z(tWZ): Data don't care(driven by CS high going edge)
 Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. The burst stop operation should not be repeated for over 2.5µs.

Symbol	Speed		Units	Symbol	Sp	eed	Units
Symbol	Min	Max	Onits	Gymbol	Min	Max	Units
t BSADV	12	-	ns	twнp	5	-	ns
t CSLH	7	-	ns	tDS	5	-	ns
t CSHP	5	-	ns	t DHC	3	-	ns
tBS	5	-	ns	tw∟	-	10	ns
tвн	5	-	ns	twн	-	12	ns
twes	5	-	ns	twz	-	12	ns
tWEH	5	-	ns				


Table 36. BURST WRITE STOP AC CHARACTERISTICS



UtRAM

SYNCHRONOUS BURST READ SUSPEND TIMING WAVEFORM

Fig.33 TIMING WAVEFORM OF BURST READ SUSPEND CYCLE(1) [Latency=5,Burst Length=4,WP=Low enable](WE=VH, MRS=VH)



(SYNCHRONOUS BURST READ SUSPEND CYCLE)

1. If clock input is halted during burst read operation, the data out will be suspended. During the burst read suspend period, OE high

drives data out to high-Z. If clock input is resumed, the suspended data will be out first. 2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge)

/WAIT High(tWH) : Data available(driven by Latency-1 clock)

WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)
 During suspend period, OE high drives DQ to High-Z and OE low drives DQ to Low-Z.

Build be and be a

Table 37. BURST READ SUSPEND AC CHARACTERISTICS


Symbol	Speed		Units	Symbol	Speed		Units
Symbol	Min	Max	Units	Cymbol	Min	Max	Units
tBEL	1	-	clock	tнz	-	12	ns
tOEL	1	-	clock	tонz	-	12	ns
tBLZ	5	-	ns	tw∟	-	10	ns
toLz	5	-	ns	twн	-	12	ns
tCD	-	10	ns	twz	-	12	ns
toн	3	-	ns				



UtRAM

TRANSITION TIMING WAVEFORM BETWEEN READ AND WRITE

Fig.34 SYNCH. BURST READ to ASYNCH. WRITE(Address Latch Type) TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge) /WAIT High(tWH) : Data available(driven by Latency-1 clock)

WAIT High-Z(tWZ): Data don't care(driven by CS high going edge)
 Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. Burst Cycle Time(tBC) should not be over 2.5µs.

(ADDRESS LATCH TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

1. Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.

Table 38. BURST READ to ASYNCH. WRITE(Address Latch Type) AC CHARACTERISTICS


Symbol	Sp	eed	Units	Symbol	Sp	eed	Units
Symbol	Min	Мах	Units	Symbol	Min	Max	Units
t BEADV	7	-	ns	tWLRL	1	-	clock



UtRAM

TRANSITION TIMING WAVEFORM BETWEEN READ AND WRITE

Fig.35 SYNCH. BURST READ to ASYNCH. WRITE(Low ADV Type) TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge) /WAIT High(tWH) : Data available(driven by Latency-1 clock)

WAIT High-Z(tWZ): Data don't care(driven by CS high going edge)
 Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. Burst Cycle Time(tBC) should not be over 2.5µs.

(LOW ADV TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

1. Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.

Table 39. BURST READ to ASYNCH. WRITE(Low ADV Type) AC CHARACTERISTICS


Symbol	Speed		Units	Symbol	Speed		Units
Symbol	Min	Мах	Units	Symbol	Min	Max	Units
t BEADV	7	-	ns	twlrl	1	-	clock



UtRAM

TRANSITION TIMING WAVEFORM BETWEEN READ AND WRITE

Fig.36 ASYNCH. WRITE(Address Latch Type) to SYNCH. BURST READ TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge) /WAIT High(tWH) : Data available(driven by Latency-1 clock)

WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge) 3. Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. Burst Cycle Time(tBC) should not be over 2.5µs.

(ADDRESS LATCH TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.

Table 40. ASYNCH. WRITE(Address Latch Type) to BURST READ AC CHARACTERISTICS


Symbol	Sp	eed	Units	Symbol	Speed		Units
Cymbol	Min	Мах			Min	Max	onits
twlrl	1	-	clock				



UtRAM

TRANSITION TIMING WAVEFORM BETWEEN READ AND WRITE

Fig.37 ASYNCH. WRITE(Low ADV Type) to SYNCH. BURST READ TIMING WAVEFORM [Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ CYCLE)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

2. /WAIT Low(tWL or tAWL) : Data not available(driven by \overline{CS} low going edge or \overline{ADV} low going edge) WAIT Low((tWL) or tAWL): Data into available(driven by Colow going cage or NE + is a going cage, /WAIT High(tWH): Data available(driven by Latency-1 clock) /WAIT High-Z(tWZ): Data don't care(driven by CS high going edge)
 Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. Burst Cycle Time(tBC) should not be over 2.5µs.

(LOW ADV TYPE ASYNCHRONOUS WRITE CYCLE - WE controlled)

1. Clock input does not have any affect to the write operation if WE is driven to low before Read Latency-1 clock. Read Latency-1 clock in write timing is just a reference to WE low going for proper write operation.

Table 41. ASYNCH. WRITE(Low ADV Type) to BURST READ AC CHARACTERISTICS

Symbol	Sp	eed	Units	s Symbol	Speed		Units
Cymbol	Min	Мах			Min	Max	onits
twlrl	1	-	clock	t ADHP	5	-	ns




K1B6416B6C

UtRAM

TRANSITION TIMING WAVEFORM BETWEEN READ AND WRITE

Fig.38 SYNCH. BURST READ to SYNCH. BURST WRITE TIMING WAVEFORM

[Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ & WRITE CYCLE)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

2. /WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge) /WAIT High(tWH) : Data available(driven by Latency-1 clock)

/WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)

3. Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. Burst Cycle Time(tBC) should not be over 2.5µs.

Table 42. BURST READ to BURST WRITE AC CHARACTERISTICS

Symbol	Sp	eed	Units	Symbol	Sp	eed	Units
Symbol	Min	Max	Units	Symbol	Min	Max	Onits
t BEADV	7	-	ns				




K1B6416B6C

U*t*RAM

TRANSITION TIMING WAVEFORM BETWEEN READ AND WRITE

Fig.39 SYNCH. BURST WRITE to SYNCH. BURST READ TIMING WAVEFORM

[Latency=5, Burst Length=4](MRS=VIH)



(SYNCHRONOUS BURST READ & WRITE CYCLE)

1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.

 WAIT Low(tWL or tAWL) : Data not available(driven by CS low going edge or ADV low going edge) /WAIT High(tWH) : Data available(driven by Latency-1 clock)

/WAIT High-Z(tWZ) : Data don't care(driven by CS high going edge)

3. Multiple clock risings are allowed during low ADV period. The burst operation starts from the first clock rising.

4. Burst Cycle Time(tBC) should not be over 2.5µs.

Table 43. BURST WRITE to BURST READ AC CHARACTERISTICS

Symbol	Sp	eed	Units	Symbol	Sp	eed	Units
Symbol	Min	Max	Units	Symbol	Min	Max	Onits
t BEADV	7	-	ns				




K1B6416B6C

U*t*RAM

Unit: millimeters

PACKAGE DIMENSION





	Min	Тур	Max
А	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	7.90	8.00	8.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	-	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Y	-	-	0.10

Notes.

- 1. Bump counts: 54(9 row x 6 column)
- 2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
- 3. All tolerence are ± 0.050 unless specified beside figures.
- 4. Typ : Typical
- 5. Y is coplanarity: 0.10(Max)

