

Document Title

1Mx16 bit Uni-Transistor Random Access Memory

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial Draft - Design target	August 21, 2002	Preliminary
0.1	Revised - Deleted Technical Note. - Added package dimension.	November 5, 2002	Preliminary
1.0	Revised - Changed Power Up Sequence - Changed operating and standby current Icc1 from 7mA to 10mA Icc2 from 30mA to 40mA ISB1 from 70μA to 80μA ISBD from 10μA to 15μA	March 6, 2003	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



K1S161615M

U1RAM

1M x 16 bit Uni-Transistor CMOS RAM

FEATURES

- Process Technology: CMOS
- Organization: 1M x16 bit
- Power Supply Voltage: 2.7~3.1V
- Three State Outputs
- Compatible with Low Power SRAM
- Deep Power Down: Memory cell data holds invalid
- Package Type: 48-TBGA


GENERAL DESCRIPTION

The K1S161615M is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device support industrial temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports deep power down mode for low standby current.

PRODUCT FAMILY


Product Family	Operating Temp.	Vcc Range	Speed (trc)	Power Dissipation			PKG Type
				Standby (Isb1, Max.)	Deep power down(Isbd, Max.)	Operating (Icc2, Max.)	
K1S161615M-I	Industrial(-40~85°C)	2.7~3.1V	70ns	80µA	15µA	40mA	48-TBGA

PIN DESCRIPTION



48-TBGA: Top View(Ball Down)

FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
$\overline{\text{CS}}$	Chip Select Input	Vcc	Power
$\overline{\text{ZZ}}$	Deep Power Down	Vss	Ground
$\overline{\text{OE}}$	Output Enable Input	$\overline{\text{UB}}$	Upper Byte(I/O9~16)
$\overline{\text{WE}}$	Write Enable Input	$\overline{\text{LB}}$	Lower Byte(I/O1~8)
A0~A19	Address Inputs	DNU	Do Not Use ¹⁾
I/O1~I/O16	Data Inputs/Outputs		

1) Reserved for future user

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.


K1S161615M

U1RAM

POWER UP SEQUENCE

1. Apply power.
2. Maintain stable power(Vcc min.=2.7V) for a minimum 200µs with \overline{CS} and \overline{ZZ} high.

TIMING WAVEFORM OF POWER UP



(POWER UP)

1. After Vcc reaches Vcc(Min.), wait 200µs with \overline{CS} and \overline{ZZ} high. Then you get into the normal operation.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{ZZ}	\overline{OE}	\overline{WE}	\overline{LB}	\overline{UB}	I/O1-8	I/O9-16	Mode	Power
H	H	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Deep Power Down
L	H	X ¹⁾	X ¹⁾	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X ¹⁾	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X ¹⁾	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care.(Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾


Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6V	V
Power Dissipation	P _D	1.0	W
Storage temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1seconds may affect reliability.

K1S161615M

U1RAM

STANDBY MODE STATE MACHINES



STANDBY MODE CHARACTERISTIC

Power Mode	Memory Cell Data	Standby Current(mA)	Wait Time(ms)
Standby	Valid	80	0
Deep Power Down	Invaidd	15	200

K1S161615M

U1RAM

PRODUCT LIST

Extended Temperature Products(-25~85°C)	
Part Name	Function
K1S161615M-EI70	48-TBGA, 70ns, 2.9V

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.7	2.9	3.1	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.3 ²⁾	V
Input low voltage	V _{IL}	-0.3 ³⁾	-	0.6	V

1. T_A=-40 to 85°C, otherwise specified.
2. Overshoot: V_{CC}+1.0V in case of pulse width ≤20ns.
3. Undershoot: -1.0V in case of pulse width ≤20ns.
4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾(f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA
Output leakage current	I _{LO}	$\overline{CS}=V_{IH}, \overline{ZZ}=V_{IH}, \overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}, V_{IO}=V_{SS}$ to V _{CC}	-1	-	1	μA
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA, $\overline{CS} \leq 0.2V$, $\overline{ZZ} \geq V_{CC}-0.2V$, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	-	-	10	mA
	I _{CC2}	Cycle time=Min, I _{IO} =0mA, 100% duty, $\overline{CS}=V_{IL}, \overline{ZZ}=V_{IH}, V_{IN}=V_{IL}$ or V _{IH}	-	-	40	mA
Output low voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V
Standby Current(CMOS)	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V, \overline{ZZ} \geq V_{CC}-0.2V$, Other inputs=V _{SS} to V _{CC}	-	-	80	μA
Deep Power Down	I _{SD}	$\overline{ZZ} \leq 0.2V$, Other inputs=V _{SS} to V _{CC}	-	-	15	μA


K1S161615M

U1RAM

AC OPERATING CONDITIONS

TEST CONDITIONS

Input pulse level: 0.4 to 2.2V
 Input rising and falling time: 5ns
 Input and output reference voltage: 1.5V
 Output load (See right): CL=50pF



1. Including scope and jig capacitance

AC CHARACTERISTICS(V_{CC}=2.7~3.1V, T_A=-40 to 85°C)

Parameter List		Symbol	Speed Bin		Units
			70ns		
			Min	Max	
Read	Read Cycle Time	t _{RC}	70	-	ns
	Address Access Time	t _{AA}	-	70	ns
	Chip Select to Output	t _{CO}	-	70	ns
	Output Enable to Valid Output	t _{OE}	-	35	ns
	\overline{UB} , \overline{LB} Access Time	t _{BA}	-	70	ns
	Chip Select to Low-Z Output	t _{LZ}	10	-	ns
	\overline{UB} , \overline{LB} Enable to Low-Z Output	t _{BLZ}	10	-	ns
	Output Enable to Low-Z Output	t _{OLZ}	5	-	ns
	Chip Disable to High-Z Output	t _{HZ}	0	25	ns
	\overline{UB} , \overline{LB} Disable to High-Z Output	t _{BHZ}	0	25	ns
	Output Disable to High-Z Output	t _{OHZ}	0	25	ns
	Output Hold from Address Change	t _{OH}	5	-	ns
Write	Write Cycle Time	t _{WC}	70	-	ns
	Chip Select to End of Write	t _{CW}	60	-	ns
	Address Set-up Time	t _{AS}	0	-	ns
	Address Valid to End of Write	t _{AW}	60	-	ns
	\overline{UB} , \overline{LB} Valid to End of Write	t _{BW}	60	-	ns
	Write Pulse Width	t _{WP}	55 ¹⁾	-	ns
	Write Recovery Time	t _{WR}	0	-	ns
	Write to Output High-Z	t _{WHZ}	0	25	ns
	Data to Write Time Overlap	t _{DW}	30	-	ns
	Data Hold from Write Time	t _{DH}	0	-	ns
	End Write to Output Low-Z	t _{OW}	5	-	ns


1. t_{WP}(min)=70ns for continuous write operation over 50 times.(Only in case of \overline{WE} controlled write operation)

K1S161615M


U_tRAM

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{ZZ}=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2)($\overline{ZZ}=\overline{WE}=V_{IH}$)




(READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.
3. The minimum read cycle(t_{RC}) is determined later one of the t_{RC1} and t_{RC2} .
4. $t_{OE}(\text{max})$ is met only when \overline{OE} becomes enabled after $t_{AA}(\text{max})$.
5. If invalid address signals shorter than min. t_{RC} are continuously repeated for over 4 μ s, the device needs a normal read timing(t_{RC}) or needs to sustain standby state for min. t_{RC} at least once in every 4 μ s.


K1S161615M

U1RAM

TIMING WAVEFORM OF WRITE CYCLE(1)(\overline{WE} Controlled, $\overline{ZZ}=V_{IH}$)




TIMING WAVEFORM OF WRITE CYCLE(2)(\overline{CS} Controlled, $\overline{ZZ}=V_{IH}$)



K1S161615M

U1RAM


TIMING WAVEFORM OF WRITE CYCLE(3)(\overline{UB} , \overline{LB} Controlled, $\overline{ZZ}=V_{IH}$)



(WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the \overline{CS} going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.

TIMING WAVEFORM OF DEEP POWER DOWN MODE



(DEEP POWER DOWN MODE)

1. When you toggle \overline{ZZ} pin low, the device gets into the Deep Power Down mode after 0.5µs suspend period.
2. To return to normal operation, the device needs Wake Up period.
3. Wake Up sequence is just the same as Power Up sequence shown in next page.




K1S161615M

U1RAM

PACKAGE DIMENSION

Unit: millimeters

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)



	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Y	-	-	0.08

Notes.

1. Bump counts: 48(8 row x 6 column)
2. Bump pitch: (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are ± 0.050 unless otherwise specified.
4. Typ: Typical
5. Y is coplanarity: 0.08(Max)