

K1S1616B5M

Document Title

1Mx16 bit Uni-Transistor Random Access Memory

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial Draft - Design target	May 30, 2002	Advance

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



K1S1616B5M

1M x 16 bit Uni-Transistor CMOS RAM

FEATURES

- Process Technology: CMOS
- Organization: 1M x16 bit
- Power Supply Voltage: 1.7V~2.2V
- Three State Outputs
- Compatible with Low Power SRAM
- Deep Power Down: Memory cell data holds invalid
- Package Type: 48-TBGA


GENERAL DESCRIPTION

The K1S1616B5M is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports extended temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports deep power down mode for low standby current.

PRODUCT FAMILY


Product Family	Operating Temp.	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby (Isb1, Max.)	Operating (Icc2, Max.)	
K1S1616B5M-E	Extended(-25~85°C)	1.7V~2.2V	70/85ns	60µA	25mA	48-TBGA

PIN DESCRIPTION



48-TBGA: Top View(Ball Down)

FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
$\overline{\text{CS}}$	Chip Select Input	Vcc	Power
$\overline{\text{ZZ}}$	Deep Power Down	Vss	Ground
$\overline{\text{OE}}$	Output Enable Input	$\overline{\text{UB}}$	Upper Byte(I/O9~16)
$\overline{\text{WE}}$	Write Enable Input	$\overline{\text{LB}}$	Lower Byte(I/O1~8)
A0~A19	Address Inputs	DNU	Do Not Use ¹⁾
I/O1~I/O16	Data Inputs/Outputs		

1) Reserved for future use.

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

K1S1616B5M

POWER UP SEQUENCE

1. Apply power.
2. Maintain stable power($V_{cc} \text{ min.}=1.7V$) for a minimum $200\mu s$ with $\overline{CS}=\text{high}$.
3. Issue read operation at least twice.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{ZZ}	\overline{OE}	\overline{WE}	\overline{LB}	\overline{UB}	I/O ₁₋₈	I/O ₉₋₁₆	Mode	Power
H	H	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Deep Power Down
L	H	X ¹⁾	X ¹⁾	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X ¹⁾	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X ¹⁾	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X ¹⁾	L	L	L	Din	Din	Word Write	Active


1. X means don't care.(Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.2 to V _{CC} +0.3V	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.2 to 2.5V	V
Power Dissipation	P _D	1.0	W
Storage temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-25 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

STANDBY MODE STATE MACHINES



STANDBY MODE CHARACTERISTIC

Power Mode	Memory Cell Data	Standby Current(μA)	Wait Time(μs)
Standby	Valid	60	0
Deep Power Down	Invalid	10	200

K1S1616B5M

PRODUCT LIST

Extended Temperature Products(-25~85°C)	
Part Name	Function
K1S1616B5M-EE70	48-TBGA, 70ns
K1S1616B5M-EE85	48-TBGA, 85ns

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	1.7V	1.8V	2.2V	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	1.4	-	V _{CC} +0.2 ²⁾	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.4	V

1. T_A=-25 to 85°C, otherwise specified.
2. Overshoot: V_{CC}+1.0V in case of pulse width ≤20ns.
3. Undershoot: -1.0V in case of pulse width ≤20ns.
4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾(f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA
Output leakage current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA, $\overline{CS} \leq 0.2V$, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	-	-	5	mA
	I _{CC2}	Cycle time=Min, I _{IO} =0mA, 100% duty, $\overline{CS}=V_{IL}$, V _{IN} =V _{IH} or V _{IL}	-	-	25	mA
Output low voltage	V _{OL}	I _{OL} = 0.1mA	-	-	0.2	V
Output high voltage	V _{OH}	I _{OH} = -0.1mA	1.4	-	-	V
Standby Current(CMOS)	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, Other inputs=0~V _{CC}	-	-	60 ¹⁾	μA


1. This value is valid over the entire operating temperature range.

K1S1616B5M

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.2 to $V_{CC}-0.2V$
 Input rising and falling time: 5ns
 Input and output reference voltage: $0.5 \times V_{CC}$
 Output load (See right): $C_L=50pF$



1. Including scope and jig capacitance

AC CHARACTERISTICS ($V_{CC}=1.7\sim 2.2V$, $T_A=-25$ to $85^\circ C$)


Parameter List		Symbol	Speed Bins				Units
			70ns ¹⁾		85ns		
			Min	Max	Min	Max	
Read	Read Cycle Time	tRC	70	-	85	-	ns
	Address Access Time	tAA	-	70	-	85	ns
	Chip Select to Output	tCO	-	70	-	85	ns
	Output Enable to Valid Output	tOE	-	35	-	40	ns
	\overline{UB} , \overline{LB} Access Time	tBA	-	70	-	85	ns
	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
	\overline{UB} , \overline{LB} Enable to Low-Z Output	tBLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	tOLZ	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	25	0	25	ns
	\overline{UB} , \overline{LB} Disable to High-Z Output	tBHZ	0	25	0	25	ns
	Output Disable to High-Z Output	tOHZ	0	25	0	25	ns
Output Hold from Address Change	tOH	5	-	5	-	ns	
Write	Write Cycle Time	tWC	70	-	85	-	ns
	Chip Select to End of Write	tCW	60	-	70	-	ns
	Address Set-up Time	tAS	0	-	0	-	ns
	Address Valid to End of Write	tAW	60	-	70	-	ns
	\overline{UB} , \overline{LB} Valid to End of Write	tBW	60	-	70	-	ns
	Write Pulse Width	tWP	50	-	60	-	ns
	Write Recovery Time	tWR	0	-	0	-	ns
	Write to Output High-Z	tWHZ	0	20	0	25	ns
	Data to Write Time Overlap	tDW	30	-	35	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
End Write to Output Low-Z	tOW	5	-	5	-	ns	

1. The limitation in continuous write operation is up to 50 times. If you want to write continuously over 50 times, please refer to the technical note.


K1S1616B5M

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{ZZ}=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2)($\overline{ZZ}=\overline{WE}=V_{IH}$)




(READ CYCLE)


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.
3. The minimum read cycle(t_{RC}) is determined by longer one of t_{RC1} and t_{RC2} .
4. $t_{OE}(\text{max})$ is met only when \overline{OE} becomes enabled after $t_{AA}(\text{max})$.

K1S1616B5M

TIMING WAVEFORM OF WRITE CYCLE(1)(\overline{WE} Controlled, $\overline{ZZ}=V_{IH}$)




TIMING WAVEFORM OF WRITE CYCLE(2)(\overline{CS} Controlled, $\overline{ZZ}=V_{IH}$)



K1S1616B5M


TIMING WAVEFORM OF WRITE CYCLE(3)(\overline{UB} , \overline{LB} Controlled, $\overline{ZZ}=V_{IH}$)



(WRITE CYCLE)

1. A write occurs during the overlap (t_{WP}) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the \overline{CS} going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with \overline{CS} or \overline{WE} going high.

TIMING WAVEFORM OF DEEP POWER DOWN MODE




(DEEP POWER DOWN MODE)

1. When you toggle \overline{ZZ} pin low, the device gets into the Deep Power Down mode after 0.5 μs suspend period.
2. To return to normal operation, the device needs Wake Up period.
3. Wake Up sequence is just the same as Power Up sequence shown in next page.

K1S1616B5M


TIMING WAVEFORM OF POWER UP(1)



(POWER UP(1))

1. After Vcc reaches Vcc(Min.) following power application, wait 200µs with CS high and then toggle CS low and commit Read Operation at least twice. Then you get into the normal operation.
2. Read operation should be executed by toggling CS pin low.
3. The read operation must satisfy the specified tRC.
4. ZZ pin should be kept high during whole power up sequence.

TIMING WAVEFORM OF POWER UP(2)(No Dummy Cycle)



(POWER UP(2))


1. After Vcc reaches Vcc(Min.) following power application, wait 200µs and wait another 300µs with CS high if you don't want to commit dummy read cycle. After total 500µs wait, toggle CS low, then you get into the normal mode.
2. ZZ pin should be kept high during whole power up sequence.

K1S1616B5M

PACKAGE DIMENSION

Unit: millimeters

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)



	Min	Typ	Max
A	-	0.75	-
B		TBD	
B1	-	3.75	-
C		TBD	
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Y	-	-	0.08

Notes.

1. Bump counts: 48(8 row x 6 column)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are ± 0.050 unless specified beside figures.
4. Typ : Typical
5. Y is coplanarity: 0.08(Max)

TECHNICAL NOTE

U τ RAM USAGE AND TIMING

INTRODUCTION

U τ RAM is based on single-transistor DRAM cells. As with any other DRAM, the data in these cells must be periodically refreshed to prevent data loss. What makes the U τ RAM unique is that it offers a true SRAM style interface that hides all refresh operations from the memory controller.

START WITH A DRAM TECHNOLOGY

The key point of U τ RAM is its high speed and low power. This high speed comes from the use of many small blocks such as 32Kbits each to create U τ RAM arrays. The small blocks have short word lines thus with little capacitance eliminating a major factor of operating current dissipation in conventional DRAM blocks.

Each independent macro-cell on a U τ RAM device consists of a number of these blocks. Each chip has one or more macro.

The address decoding logic is also fast. U τ RAM performs a complete read operation in every t_{RC}, but U τ RAM needs power up sequence like DRAM.

Power Up Sequence and Diagram

1. Apply power.
2. Maintain stable power for a minium 200 μ s with \overline{CS} =high.
3. Issue read operation at least 2 times.




Figure 1.





Figure 2.



DESIGN ACHIEVES SRAM SPECIFIC OPERATIONS

The U τ RAM was designed to work just like an SRAM - without any waits or other overhead for precharging or refreshing its internal DRAM cells. SAMSUNG Electronics(SAMSUNG) hides these operations inside with advanced design technology - those are not to be seen from outside. Precharging takes place during every access, overlapped between the end of the cycle and the decoding portion of the next cycle.

Hiding refresh is more difficult. Every row in every block must be refreshed at least once during the refresh interval to prevent data loss. SAMSUNG provides an internal refresh controller for devices. When all accesses within refresh interval are directed to one macro-cell, as can happen in signal processing applications, a more sophisticated approach is required to hide refresh. The pseudo SRAM is sometimes used on these applications, which requires a memory controller that can hold off accesses when a refresh operation is needed. SAMSUNG's unique qualitative advantage over these parts(in addition to quantitative improvements in access speed and power consumption) is that the U τ RAM never need to hold off accesses, and indeed it has no hold off signal. The circuitry that gives SAMSUNG this advantage is fairly simple but has not previously been disclosed.


AVOID TIMING

Following figures show you an abnormal timing which is not supported on U τ RAM and its solution.

If your system has a timing which sustains invalid states over 4 μ s at read mode like Figure 1, there are some guide lines for proper operation of U τ RAM.

When your system has multiple invalid address signals shorter than t_{RC} on the timing shown in Figure 1, U τ RAM needs a normal read timing(t_{RC}) during that cycle(Figure 2) or needs to toggle \overline{CS} once to 'high' for about 't_{RC}'(Figure 3).

Figure 3.



Write operation has similar restriction to Read operation. If your system has a timing which sustains invalid states over $4\mu s$ at write mode and has continuous write signals with length of Min. t_{WC} over $4\mu s$ like Figure 4, you must toggle \overline{WE} once to high

and make it stay high at least for t_{RC} every $4\mu s$ or toggle \overline{CS} once to high for about t_{RC} .

Figure 4.




Figure 5.




Figure 6.

