

K1S28161CM

U_tRAM

Document Title

8Mx16 bit Page Mode Uni-Transistor Random Access Memory

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial Draft - Design Target	April 12, 2004	Preliminary
0.1	Revised - Updated "TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{WE} Controlled)" in page 8 and added tWHP(\overline{WE} High Pulse Width) parameter as Min.5ns - Added comment on standby current(I _{SB1}) measure condition as "Standby mode is supposed to be set up after at least one active operation after power up. I _{SB1} is measured after 60ms from the time when standby mode is set up." - Filled out operating current value(I _{CC2}) as Max. 40mA - Filled out standby current value(I _{SB1} , < 40°C) as Max. 130 μ A - Filled out standby current value(I _{SB1} , < 85°C) as Max. 250 μ A	July 12, 2004	Preliminary
1.0	Finalize - Changed t _{OH} from 5ns to 3ns	April 06, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



K1S28161CM

U_tRAM

8M x 16 bit Page Mode Uni-Transistor CMOS RAM

FEATURES

- Process Technology: CMOS
- Organization: 8M x16 bit
- Power Supply Voltage: 2.7~3.1V
- Three State Outputs
- Compatible with Low Power SRAM
- Support 4 page read mode
- Package Type: TBD


GENERAL DESCRIPTION

The K1S28161CM is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports 4 page read operation and Industrial temperature range. The device supports dual chip selection for user interface. The device also supports internal Temperature Compensated Self Refresh mode for the standby power saving at room temperature range.


PRODUCT FAMILY

Product Family	Operating Temp.	Vcc Range	Speed (trc)	Power Dissipation		PKG Type
				Standby (I _{SB1} , Max.)	Operating (I _{CC2} , Max.)	
K1S28161CM-I	Industrial(-40~85°C)	2.7~3.1V	70ns	130μA(< 40°C)	40mA	TBD
				250μA(< 85°C)		

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
$\overline{CS1}, \overline{CS2}$	Chip Select Inputs	Vcc	Power
\overline{OE}	Output Enable Input	Vss	Ground
\overline{WE}	Write Enable Input	\overline{UB}	Upper Byte(I/O _{9~16})
A _{0~A22}	Address Inputs	\overline{LB}	Lower Byte(I/O _{1~8})
I/O _{1~I/O16}	Data Inputs/Outputs	NC	No Connection ¹⁾

1) Reserved for future use

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

K1S28161CM


U \bar{t} RAM

POWER UP SEQUENCE

During the Power Up mode, the standby current can not be guaranteed. To get the stable standby current level, at least one cycle of active operation should be implemented regardless of wait time duration. To get the appropriate device operation, be sure to keep the following power up sequence.

1. Apply power.
2. Maintain stable power ($V_{CC} \text{ min.} = 2.7V$) for a minimum $200\mu s$ with $\overline{CS1} = \text{high}$ or $CS2 = \text{low}$.


TIMING WAVEFORM OF POWER UP(1) ($\overline{CS1}$ controlled)



POWER UP(1)

1. After V_{CC} reaches $V_{CC}(\text{Min.})$, wait $200\mu s$ with $\overline{CS1}$ high. Then the device gets into the normal operation.

TIMING WAVEFORM OF POWER UP(2) ($CS2$ controlled)



POWER UP(2)

1. After V_{CC} reaches $V_{CC}(\text{Min.})$, wait $200\mu s$ with $CS2$ low. Then the device gets into the normal operation.

K1S28161CM

U \bar{t} RAM

FUNCTIONAL DESCRIPTION

$\overline{CS1}$	$CS2$	\overline{OE}	\overline{WE}	\overline{LB}	\overline{UB}	I/O ₁₋₈	I/O ₉₋₁₆	Mode	Power
H	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X ¹⁾	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X ¹⁾	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V _{ss}	V _{IN} , V _{OUT}	-0.2 to V _{CC} +0.3V	V
Voltage on V _{CC} supply relative to V _{ss}	V _{CC}	-0.2 to 3.6V	V
Power Dissipation	P _D	1.0	W
Storage temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

K1S28161CM

U_tRAM

PRODUCT LIST

Industrial Temperature Product(-40~85°C)	
Part Name	Function
K1S28161CM	70ns, 2.9V

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.7	2.9	3.1	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	0.8 x V _{CC}	-	V _{CC} +0.2 ²⁾	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

1. T_A=-40 to 85°C, otherwise specified.
2. Overshoot: V_{CC}+1.0V in case of pulse width ≤20ns.
3. Undershoot: -1.0V in case of pulse width ≤20ns.
4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾(f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA	
Output leakage current	I _{LO}	$\overline{CS1}=V_{IH}$ or $CS2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ or $\overline{LB}=\overline{UB}=V_{IH}$, V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA	
Average operating current	I _{CC2}	Cycle time=t _{RC} +3t _{PC} , I _{IO} =0mA, 100% duty, $\overline{CS1}=V_{IL}$, CS2=V _{IH} , $\overline{LB}=V_{IL}$ or/and $\overline{UB}=V_{IL}$, V _{IN} =V _{IH} or V _{IL}	-	-	40	mA	
Output low voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V	
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V	
Standby Current(CMOS)	I _{SB1}	Other inputs=0~V _{CC} 1) $\overline{CS1} \geq V_{CC}-0.2V$, CS2≥V _{CC} -0.2V($\overline{CS1}$ controlled) or 2) 0V ≤ CS2 ≤ 0.2V(CS2 controlled)	< 40°C	-	-	130	μA
			< 85°C	-	-	250	μA

1. Standby mode is supposed to be set up after at least one active operation.after power up.
I_{SB1} is measured after 60ms from the time when standby mode is set up.


K1S28161CM

U_tRAM

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V
 Input rising and falling time: 3ns
 Input and output reference voltage: 0.5 x V_{CC}
 Output load (See right): C_L=30pF



AC CHARACTERISTICS (V_{CC}=2.7~3.1V, T_A=-40 to 85°C)

Parameter List	Symbol	Speed Bins		Units	
		70ns			
		Min	Max		
Read	Read Cycle Time	t _{RC}	70	-	ns
	Address Access Time	t _{AA}	-	70	ns
	Chip Select to Output	t _{CO}	-	70	ns
	Output Enable to Valid Output	t _{OE}	-	35	ns
	$\overline{\text{UB}}$, $\overline{\text{LB}}$ Access Time	t _{BA}	-	70	ns
	Chip Select to Low-Z Output	t _{LZ}	10	-	ns
	$\overline{\text{UB}}$, $\overline{\text{LB}}$ Enable to Low-Z Output	t _{BLZ}	10	-	ns
	Output Enable to Low-Z Output	t _{OLZ}	5	-	ns
	Chip Disable to High-Z Output	t _{HZ}	0	25	ns
	$\overline{\text{UB}}$, $\overline{\text{LB}}$ Disable to High-Z Output	t _{BHZ}	0	25	ns
	Output Disable to High-Z Output	t _{OHZ}	0	25	ns
	Output Hold from Address Change	t _{OH}	3	-	ns
	Page Cycle	t _{PC}	25	-	ns
	Page Access Time	t _{PA}	-	20	ns
Write	Write Cycle Time	t _{WC}	70	-	ns
	Chip Select to End of Write	t _{CW}	60	-	ns
	Address Set-up Time	t _{AS}	0	-	ns
	Address Valid to End of Write	t _{AW}	60	-	ns
	$\overline{\text{UB}}$, $\overline{\text{LB}}$ Valid to End of Write	t _{BW}	60	-	ns
	Write Pulse Width	t _{WP}	55 ¹⁾	-	ns
	$\overline{\text{WE}}$ High Pulse Width	t _{WHP}	5	-	ns
	Write Recovery Time	t _{WR}	0	-	ns
	Write to Output High-Z	t _{WHZ}	0	25	ns
	Data to Write Time Overlap	t _{DW}	30	-	ns
	Data Hold from Write Time	t _{DH}	0	-	ns
	End Write to Output Low-Z	t _{OW}	5	-	ns


1. t_{WP}(min)=70ns for continuous write operation over 50 times.

K1S28161CM


U_tRAM

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, $\overline{CS1}=\overline{OE}=V_{IL}$, $CS2=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2)($\overline{WE}=V_{IH}$)



TIMING WAVEFORM OF PAGE CYCLE(READ ONLY)




(READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.
3. $t_{OE}(\text{max})$ is met only when \overline{OE} becomes enabled after $t_{AA}(\text{max})$.
4. If invalid address signals shorter than min. t_{RC} are continuously repeated for over 4 μ s, the device needs a normal read timing(t_{RC}) or needs to sustain standby state for min. t_{RC} at least once in every 4 μ s.


K1S28161CM

U \bar{t} RAM

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{WE} Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS}_1 Controlled)




K1S28161CM

U \bar{t} RAM

TIMING WAVEFORM OF WRITE CYCLE(3) (CS₂ Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (\overline{UB} , \overline{LB} Controlled)



NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low $\overline{CS1}$ and low \overline{WE} . A write begins when $\overline{CS1}$ goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when $\overline{CS1}$ goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS1}$ going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with $\overline{CS1}$ or \overline{WE} going high.

K1S28161CM

U_tRAM

PACKAGE DIMENSION

TBD